



上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

1. Description

JR25N50, the silicon N-channel Enhanced MOSFETs, is obtained by advanced MOSFET technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor is suitable device for SMPS, high speed switching and general purpose applications.

KEY CHARACTERISTICS


Parameter	Value	Unit
V _{DSS@Tj,max}	500	V
I _D	25	A
R _{DSS(ON).Typ}	0.17	Ω
Q _{G.Typ}	72	nC

FEATURES

- Fast Switching
- Low Crss (typical 25pF)
- 100% avalanche tested
- Improved dv/dt capability
- RoHS product


APPLICATIONS

- High frequency switching mode power supply



ORDERING INFORMATION

Ordering Codes	Package	Product Code	Packing
JR25N50-W	TO-3PN	JR25N50	Tube
JR25N50-K	TO-3PF		Tube





上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

2. ABSOLUTE RATINGS

at $T_c = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	500	V
I_D	Continuous Drain Current	25	A
	Continuous Drain Current $T_c = 100^\circ\text{C}$	15.8	A
I_{DM}	Pulsed Drain Current(Note1)	100	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}	Single Pulse Avalanche Energy(Note2)	1500	mJ
dv/dt	Peak Diode Recovery dv/dt (Note3)	5.0	V/ns
P_D	Power Dissipation TO-3PN	320	W
	Derating Factor above 25°C	2.56	W/ $^\circ\text{C}$
P_D	Power Dissipation TO-3PF	62.5	W
	Derating Factor above 25°C	0.5	W/ $^\circ\text{C}$
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	$^\circ\text{C}$
T_L	Maximum Temperature for Soldering	300	$^\circ\text{C}$

3. Thermal characteristics

Thermal characteristics (No FullPAK) TO-3PN

Symbol	Parameter	RATINGS	Units
$R_{\theta JC}$	Junction-to-Case	0.39	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ\text{C}/\text{W}$

Thermal characteristics (FullPAK) TO-3PF

Symbol	Parameter	RATINGS	Units
$R_{\theta JC}$	Junction-to-Case	2.0	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient	62.5	$^\circ\text{C}/\text{W}$



4. Electrical Characteristics

at $T_C = 25^\circ\text{C}$, unless otherwise specified

OFF Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
V_{DSS}	Drain to Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	500	--	--	V
$\Delta BV_{DSS}/\Delta T_J$	Bvdss Temperature Coefficient	$ID=250\mu\text{A}$, Reference 25°C	--	0.6	--	$\text{V}/^\circ\text{C}$
I_{DSS}	Drain to Source Leakage Current	$V_{DS}=500\text{V}$, $V_{GS}=0\text{V}$, $T_j = 25^\circ\text{C}$	--	--	10	μA
		$V_{DS}=400\text{V}$, $V_{GS}=0\text{V}$, $T_j = 125^\circ\text{C}$	--	--	100	μA
$I_{GSS(F)}$	Gate to Source Forward Leakage	$V_{GS} = +30\text{V}$	--	--	100	nA
$I_{GSS(R)}$	Gate to Source Reverse Leakage	$V_{GS} = -30\text{V}$	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
$R_{DS(ON)}$	Drain-to-Source On-Resistance	$V_{GS}=10\text{V}$, $ID=12.5\text{A}$ (Note4)	--	0.17	0.21	Ω
$V_{GS(\text{TH})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $ID = 250\mu\text{A}$ (Note4)	2.0	--	4.0	V
g_{fs}	Forward Transconductance	$V_{DS}=20\text{V}$, $ID = 12.5\text{A}$ (Note4)	--	12	--	S

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
R_g	Gate resistance	$f = 1.0\text{MHz}$	--	1.3	--	Ω
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}$ $V_{DS} = 25\text{V}$ $f = 1.0\text{MHz}$	--	3500	--	PF
C_{oss}	Output Capacitance		--	350	--	
C_{rss}	Reverse Transfer Capacitance		--	25	--	



上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

Switching Characteristics

Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
$t_{d(ON)}$	Turn-on Delay Time	ID =25A VDD = 250V VGS = 10V RG =20Ω	--	38	--	ns
t_r	Rise Time		--	75	--	
$t_{d(OFF)}$	Turn-Off Delay Time		--	99	--	
t_f	Fall Time		--	83	--	
Q_g	Total Gate Charge	ID =25A VDD =400V VGS = 10V	--	72	--	nC
Q_{gs}	Gate to Source Charge		--	17	--	
Q_{gd}	Gate to Drain ("Miller")Charge		--	25	--	

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Values			Units
			Min.	Typ.	Max.	
I_s	Continuous Source Current (Body Diode)	TC=25 °C	--	--	25	A
I_{sM}	Maximum Pulsed Current (Body Diode)		--	--	100	A
V_{SD}	Diode Forward Voltage	IS=25A, VGS=0V(Note4)	--	--	1.0	V
T_{rr}	Reverse Recovery Time	IS=25A, Tj = 25°C $dI/dt=100A/us$, VGS=0V	--	551	--	ns
Q_{rr}	Reverse Recovery Charge		--	7025	--	nC
I_{rrm}	Reverse Recovery Current		--	25.5	--	A

Note1: Pulse width limited by maximum junction temperature

Note2: L=10mH, VDs=50V, Start TJ=25°C

Note3: ISD =25A,di/dt ≤100A/us,VDD≤BVDS, Start TJ=25°C

Note4: Pulse width tp≤300μs, δ≤2%



5. Characteristics Curves

Figure 1a Safe Operating Area (No FullPAK)




Figure 1b Safe Operating Area (FullPAK)




Figure 2a Power Dissipation (No FullPAK)





Figure 2b Power Dissipation (FullPAK)





上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

Figure 3a Max Thermal Impedance (No FullPAK)




Figure 3b Max Thermal Impedance (FullPAK)




Figure 4 Typical Output Characteristics





Figure 5 Typical Transfer Characteristics





上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

Figure 6 Typical Drain to Source ON Resistance vs Drain Current




Figure 7 Typical Drian to Source on Resistance vs Junction Temperature




Figure 8 Typical Threshold Voltage vs Junction Temperature





Figure 9 Typical Breakdown Voltage vs Junction Temperature





上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

Figure 10 Typical Threshold Voltage vs Junction Temperature





Figure 11 Typical Breakdown Voltage vs Junction Temperature





6. Test Circuit and Waveform

Figure 12 Gate Charge Test Circuit




Figure 13 Gate Charge Waveforms




Figure 14 Resistive Switching Test Circuit




Figure 15 Resistive Switching Waveforms






Figure 16 Diode Reverse Recovery Test Circuit




Figure 17 Diode Reverse Recovery Waveform




Figure 18 Unclamped Inductive Switching Test Circuit






Figure 19 Unclamped Inductive Switching Waveform






7. Package Description



Items	Values(mm)	
	MIN	MAX
A	15.00	16.00
B	19.20	20.60
C	4.60	5.00
D	1.40	1.60
E	0.90	1.10
F	0.50	0.70
G1	2.00	2.20
G2	3.00	3.20
H	3.00	3.70
I	1.20	1.70
	2.70	2.90
L	19.00	21.00
N	5.25	5.65
ΦP	3.10	3.30

TO-3PN Package



DIM.	mm.		
	min.	typ	max.
A	5.30		5.70
C	2.80		3.20
D	3.10		3.50
D1	1.80		2.20
E	0.80		1.10
F	0.65		0.95
F2	1.80		2.20
G	10.30		11.50
G1		5.45	
H	15.30		15.70
L	9.80	10	10.20
L2	22.80		23.20
L3	26.30		26.70
L4	43.20		44.40
L5	4.30		4.70
L6	24.30		24.70
L7	14.60		15
N	1.80		2.20
R	3.80		4.20
Dia	3.40		3.80

TO-3PF Package



上海捷瑞德半导体
Jerrett Semiconductor

JR25N50
Power MOSFET

NOTE:

1. Exceeding the maximum ratings of the device in performance may cause damage to the device, even the permanent failure, which may affect the dependability of the machine. Please do not exceed the absolute maximum ratings of the device when circuit designing.
2. When installing the heat sink, please pay attention to the torsional moment and the smoothness of the heat sink.
3. MOSFETs is the device which is sensitive to the static electricity, it is necessary to protect the device from being damaged by the static electricity when using it.
4. Shanghai Jerrett reserves the right to make changes in this specification sheet and is subject to change without prior notice.