

# **NAND MCP** 规格书

## XC3D31BAH-DINA

NAND FLASH2Gb (256x8) + DDR3 (L) SDRAM 4Gb (256x16) 1bit ECC,1600MHZ,FBGA 119 balls, 10 x13 mm x1.3mm

> 深圳市芯存科技有限公司 Tel: 0755-29708864 Technical support: fae@szxincun.com Website: www.szxincun.com



### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Revision

Rev	Changes	Date	Note
Rev1.0	Initial release	2020.5.18	
Rev1.1	Update logo	2023.5.20	

### 1. 产品介绍:

XC3D31BAH-DINA 是一款多芯片封装内存(MCP),集成了1个2Gb SLC NAND 和1个4Gb

DDR3(L) SDRAM. 擦写次数可达到 10 万次, DDR3 主频可支持 1600MHZ.具有节省空间的优

势,让您的产品更加小型化。

### 1.1 产品特性:

- Nand Flash: 2G bits (256M x 8-bit).
- DDR3(L) SDRAM: 4G bits (32M x 8-Bank x16-bit).
- 擦写次数达 10 万次/程序循环.
- ●支持 1bit ECC.
- 十年数据保存.
- 页面大小: 2112 字节(2048+64 字节).
- 块大小: 64 页 (128K+4K 字节).
- DRAM 速率可达到 1600MHZ.

#### NAND 读取性能

- 随机读取速度: 25us.
- 顺序读取周期: 25ns.

#### NAND 写擦性能

- 页面程序时间: 250us(typ.).
- ●块擦除时间:2ms(typ.).

#### RAM 性能

- ●8n-bit 预取架构 .
- ●差分时钟输入(CK,CK#).
- ●可编程 CAS 读延迟 CL.
- ●可实时选择 BC4 或 BL8(OTF).

电源输入

●NAND VCC: 3.3V (电压范围: 2.7-3.6V).

●DRAM VCC:1.35V(电压范围: 1.283-1.45V)/向后兼容 1.5V(电压范围: 1.425-1.575V). 封装尺寸

- •TFBGA 10 x13 x1.3mm.
- •119 Balls.
- •Ball Pitch: 0.8mm.
- •重量: 283mg+/-5mg.

温度

- ●工作温度:-10 to +85 ℃.
- ●储存温度:-55 to +125 ℃.



## XINCUN 命 名 规 则 说 明



芯片引脚定义

TOP VIEW



	1	2	3	4	5	6	7	8	9	10	11
А	NAF_WP-	DR3_VDD	NC	DR3_VSS				DR3_VSSQ	DR3_DQS01-	DR3_VDDQ	NAF_RYBY-
В	NAF_WE-	DR3_DQ14	DR3_VSSQ	DR3_DM01				DR3_DQS01	DR3_VSSQ	DR3_DQ15	NAF_RE-
С	NAF_ALE	DR3_VDDQ	DR3_DQ09	DR3_VDDQ				DR3_VDDQ	DR3_DQ08	DR3_VDDQ	NAF_CE-
D	NAF_CLE	DR3_DQ12	DR3_VSSQ	DR3_DQ11				DR3_DQ10	DR3_VSSQ	DR3_DQ13	NAF_VCC
Е	NAF_VSS	DR3_VDD	DR3_VSSQ	DR3_VSS				DR3_VSSQ	DR3_DQS00-	DR3_VDDQ	NC
F	DDR3_VDD	DR3_DQ06	DR3_VSSQ	DR3_DM00				DR3_DQS00	DR3_VSSQ	DR3_DQ07	DR3_ZQ
G		DR3_VDDQ	DR3_DQ01	DR3_VDDQ				DR3_VDDQ	DR3_DQ00	DR3_VDDQ	DR3_VSS
н	NC	DR3_DQ04	DR3_VSSQ	DR3_DQ03				DR3_DQ02	DR3_VSSQ	DR3_DQ05	DR3_VSS
J	DDR3_VDD	DR3_VDD	DR3_VREFCA	DR3_VSS				DR3_VSS	DR3_CLK	DR3_VDD	NC
К	NAF_VSS	DR3_VDDQ	DR3_CKE	DR3_WE-				DR3_RAS-	DR3_CLK -	DR3_ODT	NAF_VCC
L	NC	DR3_BA02	DR3_BA00	DR3_BA01				DR3_CAS-	DR3_CS-	DR3_VDDQ	NC
М	NAF_DQ03	DR3_RESET-	DR3_ADR10 /AP	DR3_ADR01				DR3_ADR02	DR3_ADR00	DR3_VDD	NAF_DQ04
Ν	NAF_DQ02	DR3_VSS	DR3_ADR03	DR3_ADR05				DR3_ADR06	DR3_ADR04	DR3_VSSQ	NAF_DQ05
Р	NAF_DQ01	DR3_VREFDQ	DR3_ADR07	DR3_ADR09				DR3_ADR11	DR3_ADR08	DR3_VSS	NAF_DQ06
R	NAF_DQ00	DR3_VDD	DR3_ADR12 /BC-	DR3_ADR14				NC	DR3_ADR13	NC	NAF_DQ07



### **XC3D31BAH-DINA (MCP 2G+4G)** 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

## 封装尺寸(119 balls TFBGA 10 x13 x1.3mm)



### **Pin Descriptions:**

Type Symbol	Description	Type Symbol	Description
I	Input	Р	Power
0	Output	G	Ground
I/O	Bi-direction	Х	No connect (No function, don't care)

Net-Name	Туре	Count	Description
DR3_ADR[0014] (A0~A14)	I	15	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA [2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to $V_{REFCA}$ . A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See Table 4-64.
DR3_BA[0002] (BA0~BA2/ BA[2:0])	I	3	<b>Bank address inputs:</b> BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to $V_{REFCA}$ .
DR3_RESET- (RESET#)	I	1	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to $V_{SS}$ . The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DD}$ and DC LOW $\leq 0.2$ $\times V_{DDQ}$ . RESET# assertion and de-assertion are asynchronous.
DR3_DQ[0015] (DQ0~DQ15)	I/O	16	Data Inputs/Output: Bi-directional data bus, Referenced to V <sub>REFDQ</sub> .
DR3_RAS-, DR3_CAS-, DR3_WE-	I	3	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to $V_{REFCA}$ .

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

DR3_CKE (CKE)	I	1	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3(L) SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle),or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V <sub>REFCA</sub> .
DR3_CLK, DR3_CLK- (CK,CK#)	1	2	<b>Clock:</b> CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
DR3_CS- (CS#)	I	1	<b>Chip select:</b> CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command
DR3_ODT (ODT)	1	1	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3(L) SDRAM. When enabled in normal operation. The ODT input is ignored if disabled via the LOAD MODE command. ODT
DR3_DQS00 (LDQS), DR3_DQS00- (/LDQS) DR3_DQS01 (UDQS), DR3_DQS01- (/UDQS) (DQS,DQS#)	I/O	4	<b>Data Strobe:</b> output with read data, input with write data. Edge aligned with read data, centered with write data. The data strobes DQS are paired with differential signals DQS#, respectively, to provide differential pair signaling to the system during both reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.

### XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

DR3_DM00 (LDM) DR3_DM01 (UDM)	I	2	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is
DR3_VREFCA (V <sub>REFCA</sub> )	Ρ	1	Reference voltage for control, command, and address: $V_{REFCA}$ must be maintained at all times (including self refresh) for proper device operation.
DR3_VREFDQ (V <sub>REFDQ</sub> )	Ρ	1	<b>Reference voltage for data:</b> $V_{REFDQ}$ must be maintained at all times (excluding self refresh) for proper device operation.
DR3_ZQ (ZQ)	Ρ	1	<b>External reference ball for output drive calibration:</b> This ball is tied to external 240 $\Omega$ resistor RZQ, which is tied to V <sub>SSQ</sub> .
DR3_VDD (VDD)	Р	8	Power Supply: 1.35V (1.283–1.45V) / Backward-compatible to 1.5V ±0.075V
DR3_VDDQ (VDDQ)	Р	12	DQ Power Supply: 1.35V (1.283–1.45V) / Backward-compatible to 1.5V ±0.075V
DR3_VSS (VSS)	G	8	Ground
DR3_VSSQ (VSSQ)	G	12	DQ Ground
NC	x	8	Not Connect Pin (Don't Care)
NAF_ALE (ALE)	I	1	NAND FLASH Address Latch Enable. The Address Latch Enable activates the latching of the Address inputs in the Command Interface. When NAF_ALE is high, the inputs are latched on the rising edge of Write Enable.
NAF_CE- (CE#)	I	1	NAND FLASH Chip Enable. This signal controls selection of device. Active low.

### XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

NAF_CLE (CLE)	1	1	NAND FLASH Command Latch Enable. This signal controls the activation of sending operation mode command into the command register. When NAF_CLE is High, the command is latched into the command register from the I/O ports on the rising edge of the NAF_WE- signal.
NAF_DQ[0007] (I/Ox)	I/O	8	NAND FLASH Address and Data I/O
NAF_RYBY- (R/B#)	0	1	NAND FLASH Ready/Busy. High: Ready, Low: Busy.
NAF_RE- (RE#)	I	1	NAND FLASH Read Enable, Active Low.
NAF_WE- (WE#)	I	1	NAND FLASH Write Enable, Active Low.
NAF_WP- (WP#)	I	1	NAND FLASH Write Protect, Active Low. This signal used to protect the device from inadvertent programming or erasing during power on/off transition. When Low, the internal high voltage generator is reset.
NAF_VCC (VCC)	P2	2	NAND FLASH Power Supply.
NAF_VSS (VSS)	G	2	NAND FLASH Ground.

### State Diagram



### **Functional Description**

DDR3(L) SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3(L) SDRAM effectively consists of a single 8n-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3(L) SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3(L) SDRAM and edge-aligned to the data strobes.

The DDR3(L) SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3(L) SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3(L) SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

### **General Notes**

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as "DQ." DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "DQS" and "CK" found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Dynamic ODT has a special use case: when DDR3(L) devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.

### **Electrical Specifications**

#### Absolute RatingS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional

operation of the device at these or any other conditions outside those indicated in the operational sections of this specification

is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Absolute Maximum Ratings											
Symbol	Parameter	Unit	Notes								
V <sub>DD</sub>	$V_{\text{DD}}$ supply voltage relative to $V_{\text{SS}}$	-0.4	1.975	V	1						
V <sub>DDQ</sub>	$V_{DD}$ supply voltage relative to $V_{SSQ}$	-0.4	1.975	V							
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to $V_{SS}$	-0.4	1.975	V							
Tc	Operating case temperature	-10	95	C	2, 3						
T <sub>STG</sub>	Storage temperature	-55	125	C							

#### Notes:

1.  $V_{DD}$  and  $V_{DDQ}$  must be within 300mV of each other at all times, and  $V_{REF}$  must not be greater than 0.6 ×  $V_{DDQ}$ . When  $V_{DD}$  and  $V_{DDQ}$  are <500mV,  $V_{REF}$  can be ≤300mV.

2. MAX operating case temperature.  $T_C$  is measured in the center of the package.

3. Device functionality is not guaranteed if the DRAM device exceeds the maximum  $T_C$  during operation.

### 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

# Input/Output Capacitance

		DDR3-1066		DDR3-1333		DDR3	-1600		
Capacitance Parameters	Symbol	Min	Мах	Min	Мах	Min	Max	Unit	Notes
CK and CK#	Сск	0.8	1.6	0.8	1.4	0.8	1.4	pF	
∆C: CK to CK#	C <sub>DCK</sub>	0	0.15	0	0.15	0	0.15	pF	
Single-end I/O: DQ, DM	C <sub>IO</sub>	1.4	2.5	1.4	2.3	1.4	2.2	pF	2
Differential I/O: DQS, DQS#,	C <sub>IO</sub>	1.4	2.5	1.4	2.3	1.4	2.2	pF	
∆C: DQS to DQS#	C <sub>DDQS</sub>	0	0.2	0	0.15	0	0.15	pF	
∆C: DQ to DQS	C <sub>DIO</sub>	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	3
Inputs (CTRL, CMD, ADDR)	Cı	0.75	1.3	0.75	1.3	0.75	1.2	pF	4
∆C: CTRL to CK	C <sub>DI_CTRL</sub>	-0.5	0.3	-0.4	0.2	-0.4	0.2	pF	5
∆C: CMD_ADDR to CK	C <sub>DI_CMD_ADDR</sub>	-0.5	0.5	-0.4	0.4	-0.4	0.4	pF	6
ZQ pin capacitance	Czq	_	3.0	-	3.0	-	3.0	pF	
Reset pin capacitance	C <sub>RE</sub>	_	3.0	-	3.0	-	3.0	pF	

#### Notes:

1.  $V_{DDQ} = V_{DD}$ ,  $V_{REF} = V_{SS}$ , f = 100 MHz,  $T_C = 25$ °C.  $V_{OUT(DC)} = 0.5 \times V_{DDQ}$ ,  $V_{OUT} = 0.1V$  (peak-to-peak).

2. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.

3.  $C_{DIO} = C_{IO(DQ)} - 0.5 \times (C_{IO(DQS)} + C_{IO(DQS\#)}).$ 

4. Excludes CK, CK#; CTRL = ODT, CS#, and CKE; CMD = RAS#, CAS#, and WE#; ADDR =A[n:0], BA[2:0].

- 5.  $C_{DI\_CTRL} = C_{I(CTRL)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$
- 6.  $C_{DI\_CMD\_ADDR} = C_{I(CMD\_ADDR)} 0.5 \times (C_{CK(CK)} + C_{CK(CK\#)}).$

## XIN 🎕 CUN

### **Thermal Characteristics**

Parameter/Condition	Value	Unit	Symbol	Notes
	-10 to +85	Ç	Tc	1, 2, 3
Operating case temperature	-10 to +95	C	Tc	1, 2, 3, 4

#### Notes:

- 1. MAX operating case temperature  $T_C$  is measured in the center of the package, as shown below.
- 2. A thermal solution must be designed to ensure that the device does not exceed the maximum  $T_C$  during operation.
- 3. Device functionality is not guaranteed if the device exceeds maximum  $T_C$  during operation.
- 4. If T<sub>C</sub> exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9us interval refresh rate. The use of self refresh temperature (SRT) or automatic self refresh (ASR), must be enabled.



Figure 4-1: Thermal Measurement Point

### **Electrical Specifications – IDD Specifications and Conditions**

Within the following IDD measurement tables, the following definitions and conditions are used, unless stated

otherwise:

- LOW:  $V_{IN} \leq V_{IL(AC)max}$ ; HIGH:  $V_{IN} \geq V_{IH(AC)min}$ .
- Midlevel: Inputs are VREF = VDD/2.
- RON set to RZQ/7 (34 $\Omega$ ) .
- RTT,nom set to RZQ/6 (40Ω).
- RTT(WR) set to RZQ/2 (120Ω).
- QOFF is enabled in MR1.
- ODT is enabled in MR1 (RTT,nom) and MR2 (RTT(WR)).
- External DQ/DQS/DM load resistor is  $25\Omega$  to VDDQ/2.
- Burst lengths are BL8 fixed.
- AL equals 0 (except in IDD7).
- IDD specifications are tested after the device is properly initialized.
- Input slew rate is specified by AC parametric test conditions.
- Optional ASR is disabled.
- Read burst type uses nibble sequential (MR0[3] = 0).
- Loop patterns must be executed at least once before current measurements begin.

#### Timing Parameters Used for I<sub>DD</sub> Measurements – Clock Units

- Decomptor	DDR3(L)-1066	DDR3(L)-1333	DDR3(L)-1600	Unit	
	7-7-7	9-9-9	10-10-10	Unit	
tCK (MIN) I <sub>DD</sub>	1.875	1.5	1.25	ns	
CL IDD	7	9	10	СК	
tRCD (MIN) I <sub>DD</sub>	7	9	10	СК	
tRC (MIN) I <sub>DD</sub>	27	33	38	СК	
tRAS (MIN) I <sub>DD</sub>	20	24	28	СК	
tRP (MIN)	7	9	10	СК	
tFAW	27	30	32	СК	
tRRD I <sub>DD</sub>	6	5	6	СК	
tRFC	139	174	208	СК	

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### IDD0 Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	-
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	-
					Repeat cycles 1 through 4 until <i>n</i> RAS - 1; truncate if needed											
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	-
		0			Repeat cycles 1 through 4 until <i>n</i> RC - 1; truncate if needed											
		0	nRC	ACT	0	0	1	1	0	0	0	0	0	F	0	_
			<i>n</i> RC + 1	D	1	0	0	0	0	0	0	0	0	F	0	-
bu	ЮН		<i>n</i> RC + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
oggli	itic H		<i>n</i> RC + 3	D#	1	1	1	1	0	0	0	0	0	F	0	_
Ĕ	Sta		<i>n</i> RC + 4	D#	1	1	1	1	0	0	0	0	0	F	0	-
				Repeat cycles nRC + 1 through nRC + 4 until nRC - 1 + nRAS -1; truncate if needed							eeded					
			nRC +nRAS	PRE	0	0	1	0	0	0	0	0	0	F	0	_
				Repe	at cycl	es nR	C + 1 t	hroug	h <i>n</i> RC	+ 4 ur	ntil 2 ×	RC - <sup>2</sup>	1; trun	cate if	neede	d
		1	2 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 1				
		2	4 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 2				
		3	6 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 3				
		4	8 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 4				
		5	10 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 5				
		6	12 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 6				
		7	14 × <i>n</i> RC				Repe	eat sul	o-loop	0, use	BA[2:	0] = 7				

#### Notes:

1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

3. Only selected bank (single) active.

### IDD1 Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDТ	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3	D#	1	1	1	1	0	0	0	0	0	0	0	_
			4	D#	1	1	1	1	0	0	0	0	0	0	0	_
					F	Repea	t cycle	es 1 th	nrough	14 un	til <i>n</i> RC	CD - 1	; truno	cate if	need	ed
			<i>n</i> RCD	RD	0	1	0	1	0	0	0	0	0	0	0	00000000
					F	Repea	t cycle	es 1 th	nrough	14 un	til <i>n</i> RA	AS - 1	; trunc	ate if	need	ed
			nRAS	PRE	0	0	1	0	0	0	0	0	0	0	0	-
						Repea	at cyc	les 1 t	hroug	h4 ur	ntil <i>n</i> R	C - 1;	trunc	ate if ı	neede	d
		0	nRC	ACT	ACT 0 0 1 1 0 0 0 0 F 0 -											
			<i>n</i> RC + 1	D	D 1 0 0 0 0 0 0 0 F 0 -											
5	<u>.</u>		<i>n</i> RC + 2	D	D 1 0 0 0 0 0 0 0 F 0 -											
Toç	Stat		<i>n</i> RC + 3	D#	D# 1 1 1 1 0 0 0 0 F 0 -											
			<i>n</i> RC + 4	D#	D# 1 1 1 1 0 0 0 0 F 0 -											
				Repe	at cyc	les <i>n</i> F	RC + 2	l throu	ugh <i>n</i> F	RC + 4	1 until	<i>n</i> RC ·	+ <i>n</i> RC	D - 1;	; trunc	ate if needed
			nRC +nRCD	RD	0	1	0	1	0	0	0	0	0	F	0	00110011
				Repe	eat cyc	les <i>n</i> f	RC + <sup>-</sup>	1 throu	ugh <i>n</i> F	RC + 4	1 until	nRC ·	+ <i>n</i> RA	<u>S - 1;</u>	trunc	ate if needed
			nRC +nRAS	PRE 0 0 1 0 0 0 0 0 F 0 -												
				Repeat cycle $n$ RC + 1 through $n$ RC + 4 until 2 × $n$ RC - 1; truncate if needed												
		1	2 × <i>n</i> RC					Repe	at sub	-loop	0, use	e BA[2	2:0] =	1		
		2	4 × <i>n</i> RC					Repe	at sub	-loop	0, use	e BA[2	2:0] =	2		
		3	6 × <i>n</i> RC					Repe	at sub	-loop	0, use	BA[2	2:0] =	3		
		4	8 × <i>n</i> RC					Repe	at sub	-loop	0, use	e BA[2	2:0] =	4		
		5	10 × <i>n</i> RC					Repe	at sub	-loop	0, use	e BA[2	2:0] =	5		
		6	12 × <i>n</i> RC					Repe	at sub	-loop	0, use	e BA[2	2:0] =	6		
		7	14 × <i>n</i> RC		Repeat sub-loop 0, use BA[2:0] = 7											

#### Notes:

1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the RD command.

4. Only selected bank (single) active.

### IDD Measurement Conditions for Power-Down Currents

Name	I <sub>DD2P0</sub> Precharge Power-Down Current (Slow Exit) <sup>1</sup>	I <sub>DD2P1</sub> Precharge Power-Down Current (Fast Exit) <sup>1</sup>	I <sub>DD2Q</sub> Precharge Quiet Standby Current	IDD3P Active Power-Down Current
Timing pattern	N/A	N/A	N/A	N/A
CKE	LOW	LOW	HIGH	LOW
External clock	Toggling	Toggling	Toggling	Toggling
tCK	tCK (MIN) I <sub>DD</sub>	tCK (MIN) I <sub>DD</sub>	tCK (MIN) I <sub>DD</sub>	tCK (MIN) I <sub>DD</sub>
tRC	N/A	N/A	N/A	N/A
tRAS	N/A	N/A	N/A	N/A
tRCD	N/A	N/A	N/A	N/A
tRRD	N/A	N/A	N/A	N/A
tRC	N/A	N/A	N/A	N/A
CL	N/A	N/A	N/A	N/A
AL	N/A	N/A	N/A	N/A
CS#	HIGH	HIGH	HIGH	HIGH
Command inputs	LOW	LOW	LOW	LOW
Row/column addr	LOW	LOW	LOW	LOW
Bank addresses	LOW	LOW	LOW	LOW
DM	LOW	LOW	LOW	LOW
Data I/O	Midlevel	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Enabled	Enabled
ODT <sup>2</sup>	Enabled, off	Enabled, off	Enabled, off	Enabled, off
Burst length	8	8	8	8
Active banks	None	None	None	All
Idle banks	All	All	All	None
Special notes	N/A	N/A	N/A	N/A

#### Notes:

1. MR0[12] defines DLL on/off behavior during precharge power-down only; DLL on (fast exit, MR0[12] = 1) and DLL off (slow

exit, MR0[12] = 0).

2. "Enabled, off" means the MR bits are enabled, but the signal is LOW.

#### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### IDD2N and IDD3N Measurement Loop

CK, CK#	СКЕ	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	2	D#	1	1	1	1	0	0	0	0	0	F	0	_
			3	D#	1	1	1	1	0	0	0	0	0	F	0	-
bu	НŊ	1	4–7				Rep	beat si	ıb-loo	p 0, us	se BA[	2:0] =	1			
ogglii	tic H	2	8–11	Repeat sub-loop 0, use BA[2:0] = 2												
Ĕ	Sta	3	12–15	Repeat sub-loop 0, use BA[2:0] = 3												
		4	16–19	Repeat sub-loop 0, use BA[2:0] = 4												
		5	20–23				Rep	beat si	ub-loo	p 0, us	se BA[	2:0] =	5			
		6	24–27				Rep	beat si	ıb-loo	p 0, us	se BA[	2:0] =	6			
		7	28–31	Repeat sub-loop 0, use BA[2:0] = 7												

#### Notes:

- 1. DQ, DQS, DQS# are midlevel.
- 2. DM is LOW.
- 3. All banks closed during  $I_{DD2N}$ ; all banks open during  $I_{DD3N}$ .

## IDD2NT Measurement Loop

сК, СК#	СКЕ	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
			0	D	1	0	0	0	0	0	0	0	0	0	0	_
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
		0	2	D#	1	1	1	1	0	0	0	0	0	F	0	_
			3	D#	D# 1 1 1 1 0 0 0 0 F 0 -											
бL	ЮН	1	4–7		Repeat sub-loop 0, use BA[2:0] = 1; ODT = 0											
ogglin	tic H	2	8–11		Repeat sub-loop 0, use BA[2:0] = 2; ODT = 1											
Ĕ	Sta	3	12–15		Repeat sub-loop 0, use BA[2:0] = 3; ODT = 1											
		4	16–19	Repeat sub-loop 0, use BA[2:0] = 4; ODT = 0												
		5	20–23	Repeat sub-loop 0, use BA[2:0] = 5; ODT = 0												
		6	24–27	Repeat sub-loop 0, use BA[2:0] = 6; ODT = 1												
		7	28–31		Repeat sub-loop 0, use BA[2:0] = 7; ODT = 1											

### Notes:

- 1. DQ, DQS, DQS# are midlevel.
- 2. DM is LOW.
- 3. All banks closed.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### IDD4R Measurement Loop

CK, CK#	СКЕ	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>	
			0	RD	0	1	0	1	0	0	0	0	0	0	0	00000000	
			1	D	1	0	0	0	0	0	0	0	0	0	0	-	
			2	D#	1	1	1	1	0	0	0	0	0	0	0	-	
			3	D#	1	1	1	1	0	0	0	0	0	0	0	-	
		0	4	RD	0	1	0	1	0	0	0	0	0	F	0	00110011	
			5	D	1	0	0 0 0 0 0 0						0	F	0	-	
bu	НŊ		6	D#	#     1     1     1     0     0     0     0     F     0     -										-		
ogglii	tic H		7	D#	# 1 1 1 1 0 0 0 0 F 0 -												
Ĕ	Sta	1	8–15					R	epeat s	ub-looj	p 0, use	e BA[2:	0] = 1				
		2	16–23					R	epeat s	ub-looj	p 0, use	e BA[2:	0] = 2				
		3	24–31	Repeat sub-loop 0, use BA[2:0] = 3													
		4	32–39	Repeat sub-loop 0, use BA[2:0] = 4													
		5	40–47	Repeat sub-loop 0, use BA[2:0] = 5													
		6	48–55	Repeat sub-loop 0, use BA[2:0] = 6													
		7	56–63		Repeat sub-loop 0, use BA[2:0] = 6 Repeat sub-loop 0, use BA[2:0] = 7												

### Notes:

1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the RD command.

4. All banks open.

### IDD4W Measurement Loop

CK, CK#	СКЕ	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>	
			0	WR	0	1	0	0	1	0	0	0	0	0	0	00000000	
			1	D	1	0	0	0	1	0	0	0	0	0	0	-	
			2	D#	1	1	1	1	1	0	0	0	0	0	0	-	
			3	D#	1	1	1	1	1	0	0	0	0	0	0	-	
		0	4	WR	0	0 1 0 0 1 0 0 0 F 0 00110011											
			5	D	1	0	0 0 0 1 0 0						0	F	0	-	
br	IGН		6	D#	1	1 1 1 1 1 0 0 0 F 0 -											
ogglii	tic H		7	D#	1	1 1 1 1 1 0 0 0 F 0 -											
Ĕ	Sta	1	8–15					Re	epeat s	ub-looj	p 0, use	e BA[2:	0] = 1				
		2	16–23					Re	epeat s	ub-looj	p 0, use	e BA[2:	0] = 2				
		3	24–31	Repeat sub-loop 0, use BA[2:0] = 3													
		4	32–39	Repeat sub-loop 0, use BA[2:0] = 4													
		5	40–47	Repeat sub-loop 0, use BA[2:0] = 5													
		6	48–55	Repeat sub-loop 0, use BA[2:0] = 6													
		7	56–63		Repeat sub-loop 0, use BA[2:0] = 6 Repeat sub-loop 0, use BA[2:0] = 7												

### Notes:

1. DQ, DQS, DQS# are midlevel when not driving in burst sequence.

2. DM is LOW.

3. Burst sequence is driven on each DQ signal by the WR command.

4. All banks open.

### IDD5B Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	_
			2	D	1	0	0	0	0	0	0	0	0	0	0	-
		1a	3	D#	1	1	1	1	0	0	0	0	0	F	0	-
			4	D#	1	1	1	1	0	0	0	0	0	F	0	-
bu	ЮН	1b	5–8					Repea	at sub-l	oop 1a	i, use E	3A[2:0]	= 1			
ogglii	tic H	1c	9–12		Repeat sub-loop 1a, use BA[2:0] = 2											
Ĕ	Sta	1d	13–16	Repeat sub-loop 1a, use BA[2:0] = 3												
		1e	17–20	Repeat sub-loop 1a, use BA[2:0] = 4												
		1f	21–24					Repea	it sub-l	oop 1a	i, use E	3A[2:0]	= 5			
		1g	25–28					Repea	it sub-l	oop 1a	i, use E	3A[2:0]	= 6			
		1h	29–32					Repea	it sub-l	oop 1a	i, use E	3A[2:0]	= 7			
		2	33– <i>n</i> RFC - 1	Repeat sub-loop 1a through 1h until <i>n</i> RFC - 1; truncate if needed												

### Notes:

1. DQ, DQS, DQS# are midlevel.

2. DM is LOW.

### IDD Measurement Conditions for IDD6, IDD6ET, and IDD8

I <sub>DD</sub> Test	I <sub>DD6</sub> : Self Refresh Current Normal Temperature Range Tc	IDDGET: Self Refresh Current Extended Temperature Range	I <sub>DD8</sub> : Reset <sup>2</sup>
CKE	LOW	LOW	Midlevel
External clock	Off, CK and CK# = LOW	Off, CK and CK# = LOW	Midlevel
tCK	N/A	N/A	N/A
tRC	N/A	N/A	N/A
tRAS	N/A	N/A	N/A
tRCD	N/A	N/A	N/A
tRRD	N/A	N/A	N/A
tRC	N/A	N/A	N/A
CL	N/A	N/A	N/A
AL	N/A	N/A	N/A
CS#	Midlevel	Midlevel	Midlevel
Command inputs	Midlevel	Midlevel	Midlevel
Row/column addresses	Midlevel	Midlevel	Midlevel
Bank addresses	Midlevel	Midlevel	Midlevel
Data I/O	Midlevel	Midlevel	Midlevel
Output buffer DQ, DQS	Enabled	Enabled	Midlevel
ODT <sup>1</sup>	Enabled, midlevel	Enabled, midlevel	Midlevel
Burst length	N/A	N/A	N/A
Active banks	N/A	N/A	None
Idle banks	N/A	N/A	All
SRT	Disabled (normal)	Enabled (extended)	N/A
ASR	Disabled	Disabled	N/A

### Notes:

1. "Enabled, midlevel" means the MR command is enabled, but the signal is midlevel.

2. During a cold boot RESET (initialization), current reading is valid after power is stable and RESET has been LOW for

1ms; During a warm boot RESET (while operating), current reading is valid after RESET has been LOW for 200ns + tRFC.

### IDD7 Measurement Loop

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data³
			0	ACT	0	0	1	1	0	0	0	0	0	0	0	_
			1	RDA	0	1	0	1	0	0	0	1	0	0	0	00000000
		0	2	D	1	0	0	0	0	0	0	0	0	0	0	_
			3					Rep	eat cy	cle 2	until <i>n</i>	RRD -	· 1			
			nRRD	ACT	0	0	1	1	0	1	0	0	0	F	0	-
			<i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	F	0	00110011
		1	<i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	F	0	-
			<i>n</i> RRD + 3				Repe	eat cyo	cle <i>n</i> R	RD +	2 unti	12 × n	RRD	- 1		
		2	2 × <i>n</i> RRD				F	lepeat	t sub-l	oop 0	, use E	3A[2:0	)] = 2			
		3	3 × <i>n</i> RRD			1	F	lepeat	t sub-l	oop 1	, use I	3A[2:0	)] = 3			1
		4	4 × <i>n</i> RRD	D	1	0	0	0	0	3	0	0	0	F	0	_
		4	4 × <i>n</i> RRD + 1			Re	epeat	cycle 4	4 × <i>n</i> F	RRD u	ntil <i>n</i> F	AW -	1, if n	eeded		
		5	nFAW				F	lepeat	t sub-l	oop 0	, use E	3A[2:0	)] = 4			
		6	<i>n</i> FAW + <i>n</i> RRD				F	lepeat	t sub-l	oop 1	, use E	3A[2:0	)] = 5			
	Ξ	7	<i>n</i> FAW + 2 × <i>n</i> RRD				F	lepeat	t sub-l	oop 0	, use E	3A[2:0	)] = 6			
gling	HIG	8	<i>n</i> FAW + 3 × <i>n</i> RRD				F	lepeat	t sub-l	oop 1	, use I	3A[2:0	)] = 7			1
Tog	Static	0	<i>n</i> FAW + 4 × <i>n</i> RRD	D	1	0	0	0	0	7	0	0	0	F	0	_
		9	<i>n</i> FAW + 4 × <i>n</i> RRD + 1	Repeat cycle <i>n</i> FAW + 4 × <i>n</i> RRD until 2 × <i>n</i> FAW - 1, if needed						1						
			2 × <i>n</i> FAW	ACT	0	0	1	1	0	0	0	0	0	F	0	_
		10	2 × <i>n</i> FAW + 1	RDA	0	1	0	1	0	0	0	1	0	F	0	00110011
		10	2 × <i>n</i> FAW + 2	D	1	0	0	0	0	0	0	0	0	F	0	_
			2 × <i>n</i> FAW + 3	Repeat cycle 2 × <i>n</i> FAW + 2 until 2 × <i>n</i> FAW + <i>n</i> RRD - 1												
			2 × <i>n</i> FAW + <i>n</i> RRD	ACT	0	0	1	1	0	1	0	0	0	0	0	-
		4.4	2 × <i>n</i> FAW + <i>n</i> RRD + 1	RDA	0	1	0	1	0	1	0	1	0	0	0	00000000
		11	2 × <i>n</i> FAW + <i>n</i> RRD + 2	D	1	0	0	0	0	1	0	0	0	0	0	-
			2 × <i>n</i> FAW + <i>n</i> RRD + 3		Repe	at cyc	le 2 ×	<i>n</i> FAW	/ + <i>n</i> R	RD +	2 unti	2 × n	FAW	+ 2 × ,	<i>n</i> RRD	- 1
		12	2 × <i>n</i> FAW + 2 × <i>n</i> RRD				R	epeat	sub-lo	00p 10	), use	BA[2:	0] = 2			
		13	2 × <i>n</i> FAW + 3 × <i>n</i> RRD				R	epeat	sub-lo	pop 11	, use	BA[2:	0] = 3			
			2 × <i>n</i> FAW + 4 × <i>n</i> RRD	D	1	0	0	0	0	3	0	0	0	0	0	-
		14	2 × <i>n</i> FAW + 4 × <i>n</i> RRD + 1		Repe	eat cy	cle 2 ×	∶ <i>n</i> FA\	N + 4	× <i>n</i> RF	RD unt	il 3 × .	<i>n</i> FAW	/ - 1, if	need	ed
		15	3 × <i>n</i> FAW				R	epeat	sub-lo	pop 10	), use	BA[2:	0] = 4			

### IDD7 Measurement Loop (Continued)

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ОDT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
		16	3 × <i>n</i> FAW + <i>n</i> RRD					Repea	at sub-	-loop 1	1, use	BA[2	:0] = 5			
		17	3 × <i>n</i> FAW + 2 × <i>n</i> RRD					Repea	at sub-	-loop 1	0, use	BA[2	:0] = 6			
ling	IGH	18	3 × <i>n</i> FAW + 3 × <i>n</i> RRD					Repea	at sub-	-loop 1	1, use	BA[2	:0] = 7			
Togg	itic H		3 × <i>n</i> FAW + 4 × <i>n</i> RRD	D	1	0	0	0	0	7	0	0	0	0	0	-
	Sta	19	3 × <i>n</i> FAW + 4 × <i>n</i> RRD + 1		Repeat cycle 3 × nl					4 × <i>n</i> R	RD ur	ntil 4 ×	<i>n</i> FAW	/ - 1, if	need	ed

### Notes:

- 1. DQ, DQS, DQS# are midlevel unless driven as required by the RD command.
- 2. DM is LOW.
- 3. Burst sequence is driven on each DQ signal by the RD command.
- 4. AL = CL-1.

### **Electrical Characteristics – IDD Specifications**

#### I<sub>DD</sub> Maximum Limits

Speed Bin						
Parameter	Symbol	DDR3(L)-1066	DDR3(L)-1333	DDR3(L)-1600	Unit	Notes
Operating current 0: One bank	I <sub>DD0</sub>	TBD	TBD	32	mA	1, 2
ACTIVATE-to-PRECHARGE						
Operating current 1: One bank	I <sub>DD1</sub>	TBD	TBD	45	mA	1, 2
ACTIVATE-to-READ-to-PRECHARGE						
Precharge power-down current: Slow exit	I <sub>DD2P0</sub>	TBD	TBD	12	mA	1, 2
Precharge power-down current: Fast exit	I <sub>DD2P1</sub>	TBD	TBD	12	mA	1, 2
Precharge quiet standby current	I <sub>DD2Q</sub>	TBD	TBD	15	mA	1, 2
Precharge standby current	I <sub>DD2N</sub>	TBD	TBD	17	mA	1, 2
Precharge standby ODT current	I <sub>DD2NT</sub>	TBD	TBD	22	mA	1, 2
Active power-down current	I <sub>DD3P</sub>	TBD	TBD	17	mA	1, 2
Active standby current	I <sub>DD3N</sub>	TBD	TBD	22	mA	1, 2
Burst read operating current	I <sub>DD4R</sub>	TBD	TBD	92	mA	1, 2
Burst write operating current	I <sub>DD4W</sub>	TBD	TBD	106	mA	1, 2
Burst refresh current	I <sub>DD5B</sub>	TBD	TBD	156	mA	1, 2
Self refresh	I <sub>DD6</sub>	TBD	TBD	15	mA	1, 2, 3
Extended temperature self refresh	I <sub>DD6ET</sub>	TBD	TBD	23	mA	2, 4
All banks interleaved read current	I <sub>DD7</sub>	TBD	TBD	132	mA	1, 2
Reset current	I <sub>DD8</sub>	TBD	TBD	I <sub>DD2P0</sub> + 2mA	mA	1, 2

### Notes:

- 1. T<sub>C</sub> = 85°C; SRT and ASR are disabled.
- 2. Enabling ASR could increase  $I_{\text{DDx}}$  by up to an additional 2mA.
- 3. Restricted to  $T_C$  (MAX) = 85°C.
- 4. T<sub>C</sub> = 85°C; ASR and ODT are disabled; SRT is enabled.

### **Electrical Specifications – DC and AC**

### **DC Operating Conditions**

#### **DC Electrical Characteristics and Operating Conditions**

All voltages are referenced to V <sub>SS</sub>
--

Parameter/Condition	Symbol	Min	Nom	Мах	Unit	Notes
Supply voltage (DDR3)	V <sub>DD</sub>	1.425	1.5	1.575	V	1, 2
I/O supply voltage (DDR3)	V <sub>DDQ</sub>	1.425	1.5	1.575	V	1, 2
Supply voltage (DDR3L)	V <sub>DD</sub>	1.283	1.35	1.45	V	1-7
I/O supply voltage (DDR3L)	V <sub>DDQ</sub>	1.283	1.35	1.45	V	1-7
Input leakage current Any input $0V \le V_{IN} \le V_{DD}$ , $V_{REF}$ pin $0V \le V_{IN} \le 1.1V$	lı	-2	-	2	uA	
$V_{REF}$ supply leakage current $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$	Ivref	-1	-	1	uA	8,9

#### Notes:

1.  $V_{DD}$  and  $V_{DDQ}$  must track one another.  $V_{DDQ}$  must be  $\leq V_{DD}$ .  $V_{SS} = V_{SSQ}$ .

2.  $V_{DD}$  and  $V_{DDQ}$  may include AC noise of ±50mV (250 kHz to 20 MHz) in addition to the DC (0 Hz to 250 kHz) specifications.  $V_{DD}$ 

and  $V_{DDQ}$  must be at same level for valid AC timing parameters.

3. Maximum DC value may not be greater than 1.425V. The DC value is the linear average of VDD/VDDQ(t) over a very long

period of time (for example, 1 second).

- 4. Under these supply voltages, the device operates to this DDR3L specification.
- 5. If the maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
- 6. Under 1.5V operation, this DDR3L device operates in accordance with the DDR3 specifi-cations under the same speed

timings as defined for this device.

7. Once initialized for DDR3L operation, DDR3 operation may only be used if the device is in reset while  $V_{DD}$  and  $V_{DDQ}$ 

are changed for DDR3 operation (see section: V<sub>DD</sub> Voltage Switching).

- 8. The minimum limit requirement is for testing purposes. The leakage current on the V<sub>REF</sub> pin should be minimal.
- 9. V<sub>REF</sub> (see Table 4-17).

### **Input Operating Conditions**

#### **DC Electrical Characteristics and Input Conditions**

#### All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Nom	Мах	Unit	Notes
V <sub>IN</sub> low; DC/commands/address busses	V <sub>IL</sub>	V <sub>SS</sub>	N/A	See Table	V	
V <sub>IN</sub> high; DC/commands/address busses	V <sub>IH</sub>	See Table	N/A	V <sub>DD</sub>	V	
Input reference voltage command/address bus	V <sub>REFCA(DC)</sub>	$0.49 \times V_{DD}$	$0.5 \times V_{DD}$	0.51 × V <sub>DD</sub>	V	1, 2
I/O reference voltage DQ bus	V <sub>REFDQ(DC)</sub>	0.49 × V <sub>DD</sub>	$0.5 \times V_{DD}$	0.51 × V <sub>DD</sub>	V	2, 3
I/O reference voltage DQ bus in SELF REFRESH	V <sub>REFDQ(SR)</sub>	V <sub>SS</sub>	$0.5 \times V_{DD}$	V <sub>DD</sub>	V	4
Command/address termination voltage	V <sub>TT</sub>	_	$0.5 \times V_{DDQ}$	_	V	5
(system level, not direct DRAM input)						

#### Notes:

- 1.  $V_{REFCA(DC)}$  is expected to be approximately 0.5 ×  $V_{DD}$  and to track variations in the DC level. Externally generated peak noise (non-common mode) on  $V_{REFCA}$  may not exceed ±1% ×  $V_{DD}$  around the  $V_{REFCA(DC)}$  value. Peak-to-peak AC noise on  $V_{REFCA}$  should not exceed ±2% of  $V_{REFCA(DC)}$ .
- 2. DC values are determined to be less than 20 MHz in frequency. DRAM must meet specifications if the DRAM induces additional AC noise greater than 20 MHz in frequency.
- 3.  $V_{REFDQ(DC)}$  is expected to be approximately 0.5 ×  $V_{DD}$  and to track variations in the DC level. Externally generated peak noise (non-common mode) on  $V_{REFDQ}$  may not exceed ±1% ×  $V_{DD}$  around the  $V_{REFDQ(DC)}$  value. Peak-to-peak AC noise on  $V_{REFDQ}$  should not exceed ±2% of  $V_{REFDQ(DC)}$ .
- 4.  $V_{REFDQ(DC)}$  may transition to  $V_{REFDQ(SR)}$  and back to  $V_{REFDQ(DC)}$  when in SELF REFRESH, within restrictions outlined in the SELF REFRESH section.
- 5. V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors. Minimum and maximum values are system-dependent.

### Input Switching Conditions (DDR3L)

Parameter/Condition	Symbol	DDR3L-1066/1333/1600	Units			
Command and Address						
	VIH(AC160)min <sup>5</sup>	160	mV			
Input high AC voltage: Logic 1	VIH(AC135)min <sup>5</sup>	135	mV			
	VIH(AC125)min <sup>5</sup>	_	mV			
Input high DC voltage: Logic 1	VIH(DC90)min	90	mV			
Input low DC voltage: Logic 0	V <sub>IL(DC90)min</sub>	-90	mV			
	VIL(AC125)min <sup>5</sup>	_	mV			
Input low AC voltage: Logic 0	VIL(AC135)min <sup>5</sup>	-135	mV			
	VIL(AC160)min <sup>5</sup>	-160	mV			
	DQ	and DM				
	VIH(AC160)min <sup>5</sup>	160	mV			
Input high AC voltage: Logic 1	VIH(AC135)min <sup>5</sup>	135	mV			
	VIH(AC125)min <sup>5</sup>	_	mV			
Input high DC voltage: Logic 1	V <sub>IH(DC90)min</sub>	90	mV			
Input low DC voltage: Logic 0	VIL(DC90)min	-90	mV			
Input low AC voltage: Logic 0	VIL(AC125)min <sup>5</sup>	_	mV			
	VIL(AC135)min <sup>5</sup>	-135	mV			
	VIL(AC160)min <sup>5</sup>	-160	mV			

#### Notes:

- 1. All voltages are referenced to V<sub>REF</sub>. V<sub>REF</sub> is V<sub>REFCA</sub> for control, command, and address. All slew rates and setup/hold times are specified at the DRAM ball. V<sub>REF</sub> is V<sub>REFDQ</sub> for DQ and DM inputs.
- 2. Input setup timing parameters (tIS and tDS) are referenced at VIL(AC)/VIH(AC), not VREF(DC).
- 3. Input hold timing parameters (tlH and tDH) are referenced at  $V_{IL(DC)}/V_{IH(DC)}$ , not  $V_{REF(DC)}$ .
- 4. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).
- 5. When two V<sub>IH(AC)</sub> values (and two corresponding V<sub>IL(AC)</sub> values) are listed for a specific speed bin, the user may choose either value for the input AC level. Whichever value is used, the associated setup time for that AC level must also be used. Additionally, one V<sub>IH(AC)</sub> value may be used for address/command inputs and the other V<sub>IH(AC)</sub> value may be used for data inputs.

### Input Switching Conditions (DDR3)

Parameter/Condition	Symbol	DDR3-1066	Unit				
Command and Address							
	VIH(AC175)min	175	mV				
	V <sub>IH(AC150)min</sub>	150	mV				
Input high AC voltage: Logic 1	VIH(AC135)min	-	mV				
	VIH(AC125)min	-	mV				
Input high DC voltage: Logic 1	V <sub>IH(DC100)min</sub>	100	mV				
Input low DC voltage: Logic 0	V <sub>IL(DC100)max</sub>	-100	mV				
Input low AC voltage: Logic 0	V <sub>IL(AC125)max</sub>	-	mV				
	V <sub>IL(AC135)max</sub>	-	mV				
	V <sub>IL(AC150)max</sub>	-150	mV				
	V <sub>IL(AC175)max</sub>	-175	mV				
	DQ and DM						
	VIH(AC175)min	175	mV				
Input high AC voltage: Logic 1	V <sub>IH(AC150)min</sub>	150	mV				
	VIH(AC135)min	-	mV				
Input high DC voltage: Logic 1	V <sub>IH(DC100)min</sub>	100	mV				
Input low DC voltage: Logic 0	VIL(DC100)max	-100	mV				
Input low AC voltage: Logic 0	V <sub>IL(AC135)max</sub>	_	mV				
	VIL(AC150)max	-150	mV				
	VIL(AC175)max	-175	mV				

#### Notes:

1. All voltages are referenced to V<sub>REF</sub>. V<sub>REF</sub> is V<sub>REFCA</sub> for control, command, and address. All slew rates and setup/hold times

are specified at the DRAM ball.  $V_{REF}$  is  $V_{REFDQ}$  for DQ and DM inputs.

- 2. Input setup timing parameters (tIS and tDS) are referenced at V<sub>IL(AC)</sub>/V<sub>IH(AC)</sub>, not V<sub>REF(DC)</sub>.
- 3. Input hold timing parameters (tIH and tDH) are referenced at  $V_{IL(DC)}/V_{IH(DC)}$ , not  $V_{REF(DC)}$ .
- 4. Single-ended input slew rate = 1 V/ns; maximum input voltage swing under test is 900mV (peak-to-peak).

### XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Differential Input Operating Conditions (CK, CK# and DQS, DQS#) (DDR3L)

Parameter/Condition	Symbol	Min	Мах	Units	Notes
Differential input logic high – slew	VIH,diff(AC)slew	180	N/A	mV	4
Differential input logic low – slew	V <sub>IL,diff(AC)slew</sub>	N/A	-180	mV	4
Differential input logic high	V <sub>IH,diff(AC)</sub>	$2 \times (V_{IH(AC)} - V_{REF})$		mV	5
Differential input logic low	V <sub>IL,diff(AC)</sub>	V <sub>SS</sub> /V <sub>SSQ</sub>	$2 \times (V_{IL(AC)} - V_{REF})$	mV	6
Differential input crossing voltage relative	V <sub>IX</sub>	V <sub>REF(DC)</sub> - 150	V <sub>REF(DC)</sub> + 150	mV	5,7,9
Differential input crossing voltage	V <sub>IX</sub> (175)	V <sub>REF(DC)</sub> - 175	V <sub>REF(DC)</sub> + 175	mV	5,7-9
Single-ended low level for strobes		V <sub>DDQ</sub> /2 + 160	V <sub>DDQ</sub>	mV	5
Single-ended low level for CK, CK#	V <sub>SEH</sub>	V <sub>DD</sub> /2 + 160	V <sub>DD</sub>	mV	5
Single-ended low level for strobes		Vssq	V <sub>DDQ</sub> /2 - 160	mV	6
Single-ended low level for CK, CK#	V <sub>SEL</sub>	V <sub>SS</sub>	V <sub>DD</sub> /2 - 160	mV	6

#### Differential Input Operating Conditions (CK, CK# and DQS, DQS#) (DDR3)

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Differential input voltage logic high - slew	$V_{IH,diff}$	200	N/A	mV	4
Differential input voltage logic low - slew	$V_{\text{IL,diff}}$	N/A	-200	mV	4
Differential input voltage logic high	V <sub>IH,diff(AC)</sub>	2 × (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	V <sub>DD</sub> /V <sub>DDQ</sub>	mV	5
Differential input voltage logic low	VIL,diff(AC)	V <sub>SS</sub> /V <sub>SSQ</sub>	2 × (V <sub>IL(AC)</sub> -V <sub>REF</sub> )	mV	6
Differential input crossing voltage relative	V <sub>IX</sub>	V <sub>REF(DC)</sub> - 150	V <sub>REF(DC)</sub> + 150	mV	4, 7
Differential input crossing voltage relative	V <sub>IX</sub> (175)	V <sub>REF(DC)</sub> - 175	V <sub>REF(DC)</sub> + 175	mV	4, 7, 8
Single-ended high level for strobes		V <sub>DDQ</sub> /2 + 175	V <sub>DDQ</sub>	mV	5
Single-ended high level for CK, CK#	V <sub>SEH</sub>	V <sub>DD</sub> /2 + 175	V <sub>DD</sub>	mV	5
Single-ended low level for strobes		V <sub>SSQ</sub>	V <sub>DDQ</sub> /2 - 175	mV	6
Single-ended low level for CK, CK#	V <sub>SEL</sub>	V <sub>SS</sub>	V <sub>DD</sub> /2 – 175	mV	6

#### Notes:

1. Clock is referenced to  $V_{\text{DD}}$  and  $V_{\text{SS}}.$  Data strobe is referenced to  $V_{\text{DDQ}}$  and  $V_{\text{SSQ}}.$ 

- 2. Reference is  $V_{\text{REFCA}(DC)}$  for clock and  $V_{\text{REFDQ}(DC)}$  for strobe.
- 3. Differential input slew rate = 2 V/ns.
- 4. Defines slew rate reference points, relative to input crossing voltages.
- 5. Minimum DC limit is relative to single-ended signals; overshoot specifications are applicable.
- 6. Maximum DC limit is relative to single-ended signals; undershoot specifications are applicable.

7. The typical value of  $V_{IX(AC)}$  is expected to be about 0.5 ×  $V_{DD}$  of the transmitting device, and  $V_{IX(AC)}$  is expected to

track variations in  $V_{\text{DD}}.~V_{\text{IX}(\text{AC})}$  indicates the voltage at which differential input signals must cross.

8. The  $V_{IX}$  extended range (±175mV) is allowed only for the clock; this  $V_{IX}$  extended range is only allowed when the

following conditions are met: The single-ended input signals are monotonic, have the single-ended swing  $V_{\text{SEL}}$ ,  $V_{\text{SEH}}$  of at

least V<sub>DD</sub>/2

±250mV, and the differential slew rate of CK, CK# is greater than 3 V/ns.

9. V<sub>IX</sub> must provide 25mV (single-ended) of the voltages separation.



Figure 4-2: Input Signal

#### Note:

1. Numbers in diagrams reflect nominal values.

### AC Overshoot/Undershoot Specification

**Control and Address Pins** 

Parameter	DDR3(L)-1066	DDR3(L)-1333	DDR3(L)-1600
Maximum peak amplitude al-lowed for overshoot area (see Figure 4-3)	0.4V	0.4V	0.4V
Maximum peak amplitude al-lowed for undershoot area (see Figure 4-4)	0.4V	0.4V	0.4V
Maximum overshoot area above $V_{DD}$ (see Figure 4-3)	0.5 V/ns	0.4 V/ns	0.33 V/ns
Maximum undershoot area be-low $V_{SS}$ (see Figure 4-4)	0.5 V/ns	0.4 V/ns	0.33 V/ns

#### Clock, Data, Strobe, and Mask Pins

Parameter	DDR3(L)-1066	DDR3(L)-1333	DDR3(L)-1600
Maximum peak amplitude al-lowed for overshoot area (see Figure 4-3)	0.4V	0.4V	0.4V
Maximum peak amplitude al-lowed for undershoot area (see Figure 4-4)	0.4V	0.4V	0.4V
Maximum overshoot area above $V_{DD}/V_{DDQ}$ (see Figure 4-3)	0.19 V/ns	0.15 V/ns	0.13 V/ns
Maximum undershoot area be-low $V_{SS}/V_{SSQ}$ (see Figure 4-4)	0.19 V/ns	0.15 V/ns	0.13 V/ns


### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM







Figure 4-6: Single-Ended Requirements for Differential Signals



2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-7: Definition of Differential AC-Swing and tDVAC

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

## XIN 🕸 CUN

Minimum Required Time (tDVAC) for CK - CK# and DQS - DQS# Differential for AC Ringback (DDR3L)

	DDR3L-1066/1333/1600			
Slew Rate (V/ns)	tDVAC at 320mV (ps)	tDVAC at 270mV (ps)		
>4.0	189	201		
4.0	189	201		
3.0	162	179		
2.0	109	134		
1.8	91	119		
1.6	69	100		
1.4	40	76		
1.2	Note1	44		
1.0				
<1.0	No	te1		

#### Note:

1. Rising input signal shall become equal to or greater than  $V_{IH(ac)}$  level and Falling input signal shall become equal to or less than  $V_{IL(AC)}$  level.

# Minimum Required Time (tDVAC) for CK - CK# and DQS - DQS# Differential for AC Ringback (DDR3)

	DDR3-1066				
Slew Rate (V/ns)	350mV (ps)	300mV (ps)			
>4.0	75	175			
4.0	57	170			
3.0	50	167			
2.0	38	163			
1.9	34	162			
1.6	29	161			
1.4	22	159			
1.2	13	155			
1.0	0	150			
<1.0	0	150			

#### Note:

1. Below V<sub>IL(AC)</sub>.

### Slew Rate Definitions for Single-Ended Input Signals

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

Setup (tIS and tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (tIS and tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF}$  and the first crossing of  $V_{IL(AC)max}$ .

Hold (tIH and tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF}$ . Hold (tIS and tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF}$  (see Figure 4-8).

### Single-Ended Input Slew Rate Definition

Input Slew Rates (Linear Signals)		Measured		Calculation	
Input	Edge	From	То		
	Rising	V <sub>REF</sub>	V <sub>IH(AC),min</sub>	V <sub>IH(AC)min</sub> - V <sub>REF</sub> <u> </u> ΔTRS <sub>co</sub>	
Setup	Falling	V <sub>REF</sub>	V <sub>IL(AC),max</sub>	V <sub>REF</sub> - V <sub>IL(AC)max</sub>	
	Rising	VIL(DC),max	V <sub>REF</sub>	V <sub>REF</sub> - V <sub>IL(DC)max</sub>	
Hold	Falling	V <sub>IL(DC),mix</sub>	V <sub>REF</sub>	V <sub>REF</sub> - V <sub>IL(DC)max</sub>	

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-8: Nominal Slew Rate Definition for Single-Ended Input Signals

## XIN 🕱 CUN

### Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured, as shown in Table

4-24 and Figure 4-9. The nominal slew rate for a rising signal is defined as the slew rate between  $V_{IL,diff,max}$  and

 $V_{IH,diff,min}$ . The nominal slew rate for a falling signal is defined as the slew rate between  $V_{IH,diff,min}$  and  $V_{IL,diff,max}$ .

### **Table 4-24 Differential Input Slew Rate Definition**

Differential Input Slew Rates (Linear Signals)		Measured		Calculation	
Input	Edge	From	То		
CK and DQS refernce	Rising	VIL,diff,max	VIH,diff,min	(VIH,diff,min- VIL,diff,max)/ <sup>△</sup> TRdiff	
	Falling	VIH,diff,min	VIL,diff,max	(VIH,diff,min- VIL,diff,max)/TFdiff	
ΔTR <sub>diff</sub>					



Figure 4-9: Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#

## **ODT Characteristics**

The ODT effective resistance  $R_{TT}$  is defined by MR1[9, 6, and 2]. ODT is applied to the DQ, DM, DQS and DQS#. The ODT target values and a functional representation are listed in Table 4-26 and Table 4-27. The individual pull-up and pull-down resistors ( $R_{TT (PU)}$  and  $R_{TT (PD)}$ ) are defined as follows:

+  $R_{TT\ (PU)}$  = (V\_{DDQ} - V\_{OUT})/|I\_{OUT}|, under the condition that  $R_{TT\ (PD)}$  is turned off.

+  $R_{TT\ (PD)}$  = (V\_{OUT})/|I\_{OUT}|, under the condition that  $R_{TT\ (PU)}$  is turned off.



Figure 4-10: ODT Levels and I-V Characteristics

#### Table 4-25 On-Die Termination DC Electrical Characteristics

Parameter/Condition	Symbol	Min	Nom	Мах	Unit	Notes
R <sub>TT</sub> effective impedance	R <sub>TT(EFF)</sub>	See Table 4-26				1, 2
Deviation of VM with respect to $V_{DDQ}/2$	ΔVM	-5		5	%	1, 2, 3

#### Notes:

1. Tolerance limits are applicable after proper ZQ calibration has been performed at a stable temperature and voltage

(VDDQ = VDD, VSSQ = VSS). Refer to ODT Sensitivity if either the temperature or voltage changes after calibration.

2. Measurement definition for RTT: Apply VIH(AC) to pin under test and measure current I[VIH(AC)], then apply VIL(AC) to pin

under test and measure current I[VIL(AC)]:

$$R_{TT} = \frac{V_{IH(AC)} - V_{IL(AC)}}{I(V_{IH(AC)}) - I(V_{IL(AC)})}$$

3. Measure voltage (VM) at the tested pin with no load:

$$\Delta VM = \left(\frac{2 \times VM}{V_{\text{DDQ}}} - 1\right) \times 100$$

## **ODT Resistors**

Table 4-26 provides an overview of the ODT DC electrical characteristics. The values provided are not

specification requirements; however, they can be used as design guidelines to indicate what  $R_{TT}$  is targeted to

provide:

- $R_{TT}$  120 $\Omega$  is made up of  $R_{TT120(PD240)}$  and  $R_{TT120(PU240)}.$
- $R_{TT}~60\Omega$  is made up of  $R_{TT60(PD120)}$  and  $R_{TT60(PU120)}.$
- $R_{TT} 40\Omega$  is made up of  $R_{TT40(PD80)}$  and  $R_{TT40(PU80)}$ .
- $R_{TT} 30\Omega$  is made up of  $R_{TT30(PD60)}$  and  $R_{TT30(PU60)}$ .
- $R_{TT} 20\Omega$  is made up of  $R_{TT20(PD40)}$  and  $R_{TT20(PU40)}$ .

## Table 4-26-a: RTT Effective Impedances (DDR3L)

MR1 [9, 6, 2]	RTT	Resistor	Vout	Min	Nom	Max	Units
0, 1, 0	120Ω	R <sub>TT, 120PD240</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/1
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/1
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/1
		RTT, 120PU240	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/1
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/1
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/1
		120Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/2
0, 0, 1	60Ω	R <sub>TT,60PD120</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/2
			0.5 × V <sub>DDQ</sub>	0.9	1.0	Max           1.15           1.15           1.15           1.15           1.45           1.45           1.45           1.45           1.45           1.45           1.45           1.45           1.45           1.45           1.45           1.45           1.15           1.15           1.15           1.15           1.45           1.45           1.45           1.15           1.45           1.15           1.45           1.15           1.45           1.15           1.45           1.45           1.45           1.45           1.45           1.45           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15     <	RZQ/2
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/2
		R <sub>TT,60PU120</sub>	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/2
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/2
			$0.8 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/2
		60Ω	VIL(AC) to VIH(AC)	0.9	1.0	Max           1.15           1.45           1.45           1.45           1.45           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.15           1.45           1.45           1.45           1.45           1.15           1.15           1.15           1.15           1.45     <	RZQ/4
0, 1, 1	40Ω	RTT,40PD80	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/3
646.28			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/3
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/3
		RTT,40PU80	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/3
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/3
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/3
		40Ω	VIL(AC) to VIH(AC)	0.9	1.0	Max           1.15           1.45           1.45           1.45           1.45           1.45           1.15           1.15           1.65           1.15           1.65           1.15           1.45     <	RZQ/6
1, 0, 1	30 <b>Ω</b>	RTT, 30PD60	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/4
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/4
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/4
		RTT, 30PU60	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/4
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/4
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/4
		30Ω	V <sub>IL(AC)</sub> to V <sub>IH(AC)</sub>	0.9	1.0	1.65	RZQ/8
1, 0, 0	20Ω	RTT, 20PD40	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/6
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/6
		RTT,20PU40	$0.2 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/6
	l, 1 40Ω	101.Matters/52	$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/6
Ī		20Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.65	RZQ/12



2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-26-b: RTT Effective Impedances (DDR3)

MR1 [9, 6, 2]	RTT	Resistor	Vout	Min	Nom	Max	Unit
0, 1, 0	120Ω	R <sub>TT120(PD240)</sub>	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/1
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/1
			0.8 × V <sub>DDQ</sub>	0.9	1.0	Nom         Max           1.0         1.1           1.0         1.1           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.1           1.0         1.1           1.0         1.1           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.1           1.0         1.1           1.0         1.4           1.0         1.4           1.0         1.4           1.0         1.1           1.0         1.1           1.0         1.4           1.0         1.4           1.0         1.1           1.0         1.4           1.0         1.1           1.0         1.4           1.0	RZQ/1
		R <sub>TT120</sub> (PU240)	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/1
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/1
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/1
Ī		120Ω	VIL(AC) to VIH(AC)	0.9	1.0	Max           1.1           1.4           1.4           1.4           1.1           1.4           1.1           1.1           1.1           1.1           1.1           1.1           1.1           1.1           1.1           1.4           1.1           1.4           1.1           1.6           1.1           1.4           1.4           1.4           1.4           1.4           1.4           1.4           1.4           1.4           1.1           1.6           1.1           1.4           1.1           1.4           1.1           1.4           1.1           1.4           1.1           1.4           1.1           1.4           1.1           1.4           1.1           1.4           1.4           1.1 <td>RZQ/2</td>	RZQ/2
0, 0, 1	60Ω	RTT60(PD120)	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/2
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/2
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/2
		RTT60(PU120)	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/2
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/2
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/2
		60Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.1 1.6 1.1 1.1	RZQ/4
0, 1, 1	40Ω R <sub>TT40</sub>	R <sub>TT40</sub> (PD80)	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/3
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/3
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/3
		RTT40(PU80)	0.2 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/3
		S . S	0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/3
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/3
t t		40Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/6
1, 0, 1	30Ω	R <sub>TT30</sub> (PD60)	0.2 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/4
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/4
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/4
		R <sub>TT30</sub> (PU60)	0.2 × V <sub>DDO</sub>	0.9	1.0	1.4 $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.4$ $1.0$ $1.4$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.4$ $1.0$ $1.4$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ $1.0$ $1.1$ </td <td>RZQ/4</td>	RZQ/4
		1120(1000)	0.5 × V <sub>DDO</sub>	0.9	1.0	1.1	RZQ/4
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/4
1		30Ω	VIL(AC) to VIH(AC)	0.9	1.0	1.6	RZQ/8
1, 0, 0	20Ω	RTT20(PD40)	0.2 × Vppo	0.6	1.0	1.1	RZQ/6
201907379-0		11270 2 194	0.5 × V <sub>DDO</sub>	0.9	1.0	1.1	RZQ/6
			0.8 × V <sub>DDO</sub>	0.9	1.0	1.4	RZQ/6
		RTT20(PU40)	0.2 × Vppo	0.9	1.0	1.4	RZQ/6
		1111111111111	0.5 × V <sub>DDO</sub>	0.9	1.0	1.1	RZQ/6
			0.8 × V <sub>DDO</sub>	0.6	1.0	$     \begin{array}{c}       1.1 \\       1.4 \\       1.4 \\       1.1 \\       1.1 \\       1.1 \\       1.1 \\       1.6 \\       1.1 \\       1.4 \\       1.4 \\       1.4 \\       1.1 \\       1.4 \\       1.1 \\       1.1 \\       1.1 \\       1.4 \\       1.1 \\       1.4 \\       1.1 \\       1.4 \\       1.1 \\       1.4 \\       1.1 \\       $	RZQ/6
		20Ω	VILLACI TO VIHLACI	0.9	1.0	1.6	RZQ/12

### Note:

1. Values assume an RZQ of 2400(±1%)

## **ODT Sensitivity**

If either the temperature or voltage changes after I/O calibration, then the tolerance limits listed in Table 4-25 and Table 4-26 can be expected to widen according to Table 4-27 and Table 4-28.

#### Table 4-27: ODT Sensitivity Definition

Symbol	Min	Мах	Unit
RTT	0.9 - dR⊤⊤dT ×  DT  - dR⊤⊤dV ×  DV	1.6 + dR <sub>TT</sub> dT ×  DT  + dR <sub>TT</sub> dV ×  DV	RZQ/(2, 4, 6, 8, 12)

#### Note:

1.  $\Delta T = T - T(@ \text{ calibration}), \Delta V = V_{DDQ} - V_{DDQ}(@ \text{ calibration}) \text{ and } V_{DD} = V_{DDQ}.$ 

#### Table 4-28: ODT Sensitivity Definition

Change	Min	Мах	Unit
dR⊤⊤dT	0	1.5	%/°C
dR <sub>TT</sub> dV	0	0.15	%/mV

#### Note:

1.  $\Delta T$  = T - T (@ calibration),  $\Delta V$  = V<sub>DDQ</sub> - V<sub>DDQ</sub> (@ calibration) and V<sub>DD</sub> = V<sub>DDQ</sub>.

#### **ODT Timing Definitions**

ODT loading differs from that used in AC timing measurements. The reference load for ODT timings is shown in Figure 4-11. Two parameters define when ODT turns on or off synchronously, two define when ODT turns on or off asynchronously, and another defines when ODT turns on or off dynamically. Table 4-30 outlines and provides definition and measurement references settings for each parameter.

ODT turn-on time begins when the output leaves High-Z and ODT resistance begins to turn on. ODT turn-off time begins when the output leaves Low-Z and ODT resistance begins to turn off.





### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-29: ODT Timing Definitions

Symbol	Begin Point Definition	End Point Definition	Figure	
tAON	Rising edge of CK - CK# defined by the end	Extrapolated point at Vsso	Figure 4-12	
	point of ODTLon		1 19010 1 12	
tAOF	Rising edge of CK - CK# defined by the end	Extrapolated point at VRTT nom	Figure 4-12	
	point of ODTLoff	P P		
tAONPD	Rising edge of CK - CK# with ODT first being	Extrapolated point at Vsso	Figure 4-13	
	registered HIGH		5	
tAOFPD	Rising edge of CK - CK# with ODT first being	Extrapolated point at VR <sub>TT,nom</sub>	Figure 4-13	
	registered LOW			
tADC	Rising edge of CK - CK# defined by the end	Extrapolated points at $VR_{\text{TT}(\text{WR})}$ and	Figure 4-14	
	point of ODTLcnw, ODTLcwn4, or ODTLcwn8	VR <sub>TT,nom</sub>		

#### Table 4-30-a: Reference Settings for ODT Timing Measurements

Measured Parameter	R <sub>TT,nom</sub> Setting	R <sub>TT(WR)</sub> Setting	V <sub>SW1</sub>	V <sub>SW2</sub>
	RZQ/4 (60Ω)	N/A	50mV	100mV
tAON	RZQ/12 (20Ω)	N/A	100mV	200mV
	RZQ/4 (60Ω)	N/A	50mV	100mV
tAOF	RZQ/12 (20Ω)	N/A	100mV	200mV
	RZQ/4 (60Ω)	N/A	50mV	100mV
tAONPD	RZQ/12 (20Ω)	N/A	100mV	200mV
	RZQ/4 (60Ω)	N/A	50mV	100mV
tAOFPD	RZQ/12 (20Ω)	N/A	N/A         100mV           N/A         50mV           N/A         50mV           N/A         50mV           N/A         100mV           N/A         50mV           N/A         50mV           N/A         50mV           N/A         50mV           N/A         100mV           N/A         50mV           N/A         100mV           N/A         200mV           /2 (120Ω)         200mV	200mV
tADC (DDR3L)	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	250mV
tADC (DDR3)	RZQ/12 (20Ω)	RZQ/2 (120Ω)	200mV	300mV











### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-14: tADC Definition



## **Output Driver Impedance**

The output driver impedance is selected by MR1[5,1] during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown below. The output driver impedance  $R_{ON}$  is defined by the value of the external reference resistor RZQ as follows:

•  $R_{ON,x} = RZQ/y$  (with RZQ = 240 $\Omega \pm 1\%$ ;  $\chi = 34\Omega$  or 40 $\Omega$  with y = 7 or 6, respectively).

The individual pull-up and pull-down resistors  $R_{ON(PU)}$  and  $R_{ON(PD)}$  are defined as follows:

- $R_{ON(PU)} = (V_{DDQ} V_{OUT})/|I_{OUT}|$ , when  $R_{ON(PD)}$  is turned off.
- $R_{ON(PD)} = (V_{OUT})/|I_{OUT}|$ , when  $R_{ON(PU)}$  is turned off.

Chip in drive mode



Figure 4-15: Output Driver

## **Ohm Output Driver Impedance**

The 34 $\Omega$  driver (MR1[5, 1] = 01) is the default driver. Unless otherwise stated, all timings and specifications

listed herein apply to the  $34\Omega$  driver only. Its impedance  $R_{ON}$  is defined by the value of the external reference resistor

RZQ as follows:  $R_{ON34} = RZQ/7$  (with nominal RZQ = 240 $\Omega \pm 1\%$ ) and is actually 34.3 $\Omega \pm 1\%$ .

MR1 [5, 1]	R <sub>ON</sub>	Resistor	Vout	Min	Nom	Max	Units
			$0.2 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/7
	0, 1 34.3Ω	R <sub>ON,34PD</sub>	0.5 × V <sub>DDO</sub>	0.9	1.0	1.15	RZQ/7
			0.8 × V <sub>DDO</sub>	0.9	1.0	1.45	RZQ/7
0, 1		R <sub>ON,34PU</sub>	$0.2 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/7
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/7
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/7
Pull-up/pull-	down mismate	ch (MM <sub>PUPD</sub> )	VIL(AC) to VIH(AC)	-10	N/A	10	%

Table 4-31-a: 34 Ohm Driver Impedance Characteristics (DDR3L)

#### Table 4-31-b: 34 Ohm Driver Impedance Characteristics (DDR3)

MR1 [5, 1]	R <sub>ON</sub>	Resistor	V <sub>out</sub>	Min	Nom	Мах	Units
			$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/7
		R <sub>ON,34PD</sub>	0.5 × V <sub>DDO</sub>	0.9	1.0	1.1	RZQ/7
			$0.8 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/7
0, 1	34.3Ω		0.2 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/7
		Ron.34PU	$0.5 \times V_{DDQ}$	0.9	1.0	1.1	RZQ/7
			$0.8 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/7
Pull-up/pull-down mismatch (MM <sub>PUPD</sub> )		$0.5 \times V_{DDQ}$	-10	N/A	10	%	

#### Notes:

1. Tolerance limits assume RZQ of  $240\Omega \pm 1\%$  and are applicable after proper ZQ calibration has been performed at a stable

temperature and voltage: V<sub>DDQ</sub> = V<sub>DD</sub>; V<sub>SSQ</sub> = V<sub>SS</sub>). Refer to section: 34 Ohm Output Driver Sensitivity if either the temperature

or the voltage changes after calibration.

2. Measurement definition for mismatch between pull-up and pull-down (MM<sub>PUPD</sub>). Measure both R<sub>ON(PU)</sub> and R<sub>ON(PD)</sub> at 0.5 ×

$$V_{DDQ}: \qquad MM_{PUPD} = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON,nom}} \times 100$$

# XIN 🕱 CUN

### Ohm Driver

Using Table 4-32, the 34 $\Omega$  driver's current range has been calculated and summarized in Table 4-33 V<sub>DD</sub> = 1.35V, Table 4-34 for V<sub>DD</sub> = 1.45V, and Table 4-35 for V<sub>DD</sub> = 1.283V. The individual pull-up and pull-down resistors R<sub>ON34(PD)</sub> and R<sub>ON34(PD)</sub> are defined as follows:

- $R_{ON34(PD)} = (V_{OUT})/|I_{OUT}|$ ;  $R_{ON34(PU)}$  is turned off.
- $R_{ON34(PU)} = (V_{DDQ} V_{OUT})/|I_{OUT}|$ ;  $R_{ON34(PD)}$  is turned off.

#### Table 4-32: 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations

Ron			Min	Nom	Мах	Unit	
RZQ = 240Ω±1%			237.6	240	242.4	Ω	
	RZQ/7	7 = (240Ω±1%)	)/7	33.9	34.3	34.6	Ω
MR1[5,1]	R <sub>ON</sub>	Resistor	Vout	Min	Nom	Мах	Unit
		Ron34(PD) 34.3Ω Ron34(PU)	$0.2 \times V_{DDQ}$	20.4	34.3	38.1	Ω
			$0.5 \times V_{DDQ}$	30.5	34.3	38.1	Ω
			$0.8 \times V_{DDQ}$	30.5	34.3	48.5	Ω
0, 1 34.3	34.3Ω		$0.2 \times V_{DDQ}$	30.5	34.3	48.5	Ω
			$0.5 \times V_{DDQ}$	30.5	34.3	38.1	Ω
			$0.8 \times V_{DDQ}$	20.4	34.3	38.1	Ω

#### Table 4-33: 34 Ohm Driver $I_{OH}/I_{OL}$ Characteristics: $V_{DD} = V_{DDQ} = 1.35V$

MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Мах	Nom	Min	Unit
			I <sub>OL</sub> @ 0.2 × V <sub>DDQ</sub>	13.3	7.9	7.1	mA
		R <sub>ON34(PD)</sub>	I <sub>OL</sub> @ 0.5 × V <sub>DDQ</sub>	22.1	19.7	17.7	mA
			I <sub>OL</sub> @ 0.8 × V <sub>DDQ</sub>	35.4	31.5	22.3	mA
0, 1 34.3Ω		I <sub>OH</sub> @ 0.2 × V <sub>DDQ</sub>	35.4	31.5	22.3	mA	
		Ron34(pu)	I <sub>OH</sub> @ 0.5 × V <sub>DDQ</sub>	22.1	19.7	17.7	mA
			I <sub>OH</sub> @ 0.8 × V <sub>DDQ</sub>	13.3	7.9	7.1	mA

#### Table 4-34: 34 Ohm Driver I<sub>OH</sub>/I<sub>OL</sub> Characteristics: V<sub>DD</sub> = V<sub>DDQ</sub> = 1.45V

MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Мах	Nom	Min	Unit
			I <sub>OL</sub> @ 0.2 × V <sub>DDQ</sub>	14.2	8.5	7.6	mA
		R <sub>ON34(PD)</sub>	I <sub>OL</sub> @ 0.5 × V <sub>DDQ</sub>	23.7	21.1	19.0	mA
			I <sub>OL</sub> @ 0.8 × V <sub>DDQ</sub>	38.0	33.8	23.9	mA
0, 1 34.3Ω	34.3Ω	R <sub>ON34(PU)</sub>	I <sub>OH</sub> @ 0.2 × V <sub>DDQ</sub>	38.0	33.8	23.9	mA
			I <sub>OH</sub> @ 0.5 × V <sub>DDQ</sub>	23.7	21.1	19.0	mA
			I <sub>OH</sub> @ 0.8 × V <sub>DDQ</sub>	14.2	8.5	7.6	mA

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

Table 4-35: 34 Ohm Driver  $I_{OH}/I_{OL}$  Characteristics:  $V_{DD} = V_{DDQ} = 1.283V$ 

MR1[5,1]	Ron	Resistor	νουτ	Мах	Nom	Min	Unit
		I <sub>OL</sub> @ 0.2 × V <sub>DDQ</sub>	12.6	7.5	6.7	mA	
	0, 1 34.3Ω	R <sub>ON34(PD)</sub>	I <sub>OL</sub> @ 0.5 × V <sub>DDQ</sub>	21.0	18.7	16.8	mA
			I <sub>OL</sub> @ 0.8 × V <sub>DDQ</sub>	33.6	29.9	21.2	mA
0, 1			I <sub>OH</sub> @ 0.2 × V <sub>DDQ</sub>	33.6	29.9	21.2	mA
	R <sub>ON34(PU)</sub>	I <sub>OH</sub> @ 0.5 × V <sub>DDQ</sub>	21.0	18.7	16.8	mA	
			I <sub>OH</sub> @ 0.8 × V <sub>DDQ</sub>	12.6	7.5	6.7	mA

### **Ohm Output Driver Sensitivity**

XIN 🕱 CUN

If either the temperature or the voltage changes after ZQ calibration, then the tolerance limits listed in

Table 4-31 can be expected to widen according to Table 4-36 and Table 4-37 .

|--|

Symbol	Min	Мах	Unit
$R_{ON(PD)} @ 0.2 \times V_{DDQ}$	$0.6 - dR_{ON}dTL \times  \Delta T  - dR_{ON}dVL \times  \Delta V $	$1.1 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/7
$R_{ON(PD)} @ 0.5 \times V_{DDQ}$	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/7
R <sub>ON(PD)</sub> @ 0.8 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTH \times  \Delta T  - dR_{ON}dVH \times  \Delta V $	$1.4 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/7
R <sub>ON(PU)</sub> @ 0.2 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTL \times  \Delta T  - dR_{ON}dVL \times  \Delta V $	$1.4 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/7
R <sub>ON(PU)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/7
R <sub>ON(PU)</sub> @ 0.8 × V <sub>DDQ</sub>	$0.6 - dR_{ON}dTH \times  \Delta T  - dR_{ON}dVH \times  \Delta V $	$1.1 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/7

Note:

1.  $\Delta T = T - T_{(@CALIBRATION);} \Delta V = V_{DDQ} - V_{DDQ(@CALIBRATION);}$  and  $V_{DD} = V_{DDQ}$ .

#### Table 4-37: 34 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Мах	Unit
dR <sub>on</sub> dTM	0	1.5	%/℃
dR <sub>on</sub> dVM	0	0.13	%/mV
dR <sub>ON</sub> dTL	0	1.5	%/℃
dR <sub>oN</sub> dVL	0	0.13	%/mV
dR <sub>ON</sub> dTH	0	1.5	%/℃
dR <sub>on</sub> dVH	0	0.13	%/mV

## XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Alternative 40 Ohm Driver

#### Table 4-38-a: 40 Ohm Driver Impedance Characteristics (DDR3L)

MR1[5,1]	Ron	Resistor	Vout	Мах	Nom	Min	Unit
		R <sub>ON,40PD</sub>	$0.2 \times V_{DDQ}$	0.6	1.0	1.15	RZQ/6
			$0.5 \times V_{DDQ}$	0.9	1.0	1.15	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.45	RZQ/6
0, 0	40Ω	R <sub>ON,40PU</sub>	$0.2 \times V_{DDQ}$	0.9	1.0	1.45	RZQ/6
			0.5 × V <sub>DDQ</sub>	0.9	1.0	1.15	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.15	RZQ/6
Pull-up/pull-down mismatch (MM <sub>PUPD</sub> )		$V_{IL(AC)}$ to $V_{IH(AC)}$	-10	N/A	10	%	

#### Table 4-38-b: 40 Ohm Driver Impedance Characteristics (DDR3)

MR1[5,1]	R <sub>ON</sub>	Resistor	V <sub>OUT</sub>	Мах	Nom	Min	Unit
			$0.2 \times V_{DDQ}$	0.6	1.0	1.1	RZQ/6
		R <sub>ON,40PD</sub>	0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.9	1.0	1.4	RZQ/6
0, 0	40Ω		$0.2 \times V_{DDQ}$	0.9	1.0	1.4	RZQ/6
		R <sub>ON,40PU</sub>	0.5 × V <sub>DDQ</sub>	0.9	1.0	1.1	RZQ/6
			0.8 × V <sub>DDQ</sub>	0.6	1.0	1.1	RZQ/6
Pull-up/pull-down mismatch (MM <sub>PUPD</sub> )		$0.5 \times V_{DDQ}$	-10	N/A	10	%	

Notes:

1. Tolerance limits assume RZQ of  $240\Omega \pm 1\%$  and are applicable after proper ZQ calibration has been performed at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ). Refer to section: 40 Ohm Output Driver Sensitivity if either the temperature or the voltage changes after calibration.

2. Measurement definition for mismatch between pull-up and pull-down (MM<sub>PUPD</sub>). Measure both R<sub>ON(PU)</sub> and R<sub>ON(PD)</sub> at 0.5 ×

V<sub>DDQ</sub>:

 $MM_{PUPD} = \frac{R_{ON(PU)} - R_{ON(PD)}}{R_{ON,nom}} \times 100$ 

## XIN 🕱 CUN

### Ohm Output Driver Sensitivity

If either the temperature or the voltage changes after I/O calibration, then the tolerance limits listed in Table 4-38

can be expected to widen according to Table 4-40 and Table 4-41.

#### Table 4-39: 40 Ohm Output Driver Sensitivity Definition

Symbol	Min	Мах	Unit
$R_{ON(PD)} @ 0.2 \times V_{DDQ}$	0.6 - dR <sub>ON</sub> dTL × $ \Delta T $ - dR <sub>ON</sub> dVL × $ \Delta V $	$1.1 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/6
$R_{ON(PD)} @ 0.5 \times V_{DDQ}$	0.9 - d $R_{ON}$ dTM ×   $\Delta$ T  - d $R_{ON}$ dVM ×   $\Delta$ V	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/6
R <sub>ON(PD)</sub> @ 0.8 × V <sub>DDQ</sub>	0.9 - dR <sub>ON</sub> dTH ×  ΔT  - dR <sub>ON</sub> dVH ×  ΔV	$1.4 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/6
R <sub>ON(PU)</sub> @ 0.2 × V <sub>DDQ</sub>	0.9 - d $R_{ON}$ dTL ×   $\Delta$ T  - d $R_{ON}$ dVL ×   $\Delta$ V	$1.4 + dR_{ON}dTL \times  \Delta T  + dR_{ON}dVL \times  \Delta V $	RZQ/6
R <sub>ON(PU)</sub> @ 0.5 × V <sub>DDQ</sub>	$0.9 - dR_{ON}dTM \times  \Delta T  - dR_{ON}dVM \times  \Delta V $	$1.1 + dR_{ON}dTM \times  \Delta T  + dR_{ON}dVM \times  \Delta V $	RZQ/6
R <sub>ON(PU)</sub> @ 0.8 × V <sub>DDQ</sub>	0.6 - dR <sub>ON</sub> dTH × $ \Delta T $ - dR <sub>ON</sub> dVH × $ \Delta V $	$1.1 + dR_{ON}dTH \times  \Delta T  + dR_{ON}dVH \times  \Delta V $	RZQ/6

Note:

1.  $\Delta T = T - T_{(@CALIBRATION)}, \Delta V = V_{DDQ} - V_{DDQ(@CALIBRATION)}; and V_{DD} = V_{DDQ}.$ 

#### Table 4-40: 40 Ohm Output Driver Voltage and Temperature Sensitivity

Change	Min	Мах	Unit
dR <sub>on</sub> dTM	0	1.5	%/℃
dR <sub>on</sub> dVM	0	0.15	%/mV
dR <sub>on</sub> dTL	0	1.5	%/℃
dR <sub>ON</sub> dVL	0	0.15	%/mV
dR <sub>on</sub> dTH	0	1.5	%/C
dR <sub>oN</sub> dVH	0	0.15	%/mV

## Output Characteristics and Operating Conditions

#### Table 4-41: Single-Ended Output Driver Characteristics

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Output leakage current: DQ are disabled;	l <sub>oz</sub>	-5	5	uA	1
$0V \le V_{OUT} \le V_{DDQ}$ ; ODT is disabled; ODT is HIGH					
DDR3L: Output slew rate: Single-ended; For rising and	SRQse	1.75	6	V/ns	1, 2, 3, 4
falling edges, measure between VoL(AC) = $V_{REF}$ - 0.09 ×					
DDR3: Output slew rate: Single-ended; For rising and	SRQ <sub>se</sub>	2.5	6	V/ns	1, 2, 3, 4
falling edges, measure between $V_{\text{OL(AC)}}$ = $V_{\text{REF}}$ - 0.1					
Single-ended DC high-level output voltage	V <sub>OH(DC)</sub>	0.8 ×	V <sub>DDQ</sub>	V	1, 2, 5
Single-ended DC mid-point level output voltage	V <sub>OM(DC)</sub>	0.5 ×	V <sub>DDQ</sub>	V	1, 2, 5
Single-ended DC low-level output voltage	V <sub>OL(DC)</sub>	0.2 ×	V <sub>DDQ</sub>	V	1, 2, 5
Single-ended AC high-level output voltage	V <sub>OH(AC)</sub>	V <sub>TT</sub> + 0.	1 × V <sub>DDQ</sub>	V	1, 2, 3, 6
Single-ended AC low-level output voltage	V <sub>OL(AC)</sub>	V <sub>TT</sub> - 0.2	I × V <sub>DDQ</sub>	V	1, 2, 3, 6
Delta Ron between pull-up and pull-down for DQ/DQS	MM <sub>PUPD</sub>	-10	10	%	1, 7
Test load for AC timing and output slew rates	Output to	VTT (V <sub>DDQ</sub> /2	2) via 25Ω res	sistor	3

#### Notes:

1. RZQ of 240Ω ±1% with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed

at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ).

- 2.  $V_{TT} = V_{DDQ}/2$ .
- 3. See Figure 4-18 for the test load configuration.
- 4. The 6 V/ns maximum is applicable for a single DQ signal when it is switching either from HIGH to LOW or LOW to HIGH while

the remaining DQ signals in the same byte lane are either all static or all switching in the opposite direction. For all other DQ

signal switching combinations, the maximum limit of 6 V/ns is reduced to 5 V/ns.

- 5. See Figure 4-15 for IV curve linearity. Do not use AC test load.
- 6. See Slew Rate Definitions for Single-Ended Output Signals for output slew rate.
- 7. See Figure 4-15 for additional information.
- 8. See Figure 4-16 for an example of a single-ended output signal.

### XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





#### Table 4-42: Differential Output Driver Characteristics

All voltages are referenced to V<sub>SS</sub>

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Output leakage current: DQ are disabled; $0V \le V_{OUT} \le$	107	E	F		1
V <sub>DDQ</sub> ; ODT is disabled; ODT is HIGH	102	-5	5	UA	I
<b>DDR3L</b> : Output slew rate: Differential; For rising and falling edges, measure between $V_{OL,diff(AC)} = -0.18 \times$	SRQ <sub>diff</sub>	3.5	12	V/ns	1
<b>DDR3</b> : Output slew rate: Differential; For rising and falling edges, measure between $V_{OL,diff(AC)} = -0.2 \times$	SRQ <sub>diff</sub>	5	12	V/ns	1
Differential high-level output voltage	VOH diff(AC)	+0.2 >	، V <sub>DDO</sub>	V	1, 4
Differential low-level output voltage		-0.2 >		V	1, 4
Delta Ron between pull-up and pull-down for DQ/DQS	MMPUPD	-10	10	%	1, 5
Test load for AC timing and output slew rates	Out	put to $V_{TT}$ ( $V_{DDQ}/2$	?) via 25Ω resisto	r	3

Notes:

1. RZQ of 240 $\Omega$  ±1% with RZQ/7 enabled (default 34 $\Omega$  driver) and is applicable after proper ZQ calibration has been performed

at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ).

2.  $V_{REF} = V_{DDQ}/2$ ; slew rate @ 5 V/ns, interpolate for faster slew rate.

- 3. See Figure 4-18 for the test load configuration.
- 4. See Table 4-46 for the output slew rate.
- 5. See Table 4-32 for additional information.
- 6. See Figure 4-17 for an example of a differential output signal.

#### Table 4-43 Differential Output Driver Characteristics V<sub>OX(AC)</sub>

All voltages are referenced to  $V_{\mbox{\scriptsize SS}}$ 

Parameter/				DD	R3(L)-10	66 DQS/	DQS# Di	fferentia	I Slew R	ate		
Condition	Syn	ıbol	3.5V/ns	4V/ns	5V/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	12V/ns	Unit
Output differential		Max	-	-	150	_	-	_	-	-	-	mV
crosspoint voltage (DDR3)	V <sub>OX(AC)</sub>	Min	_	_	-150	_	_	_	_	_	_	mV
Parameter/				DDR3	(L)-1066	/1333 DC	QS/DQS#	Differer	ntial Slev	v Rate		
Condition	Syn	IDOI	3.5V/ns	4V/ns	5V/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	12V/ns	Unit
Output differential		Max	115	130	135	195	205	205	205	205	205	mV
crosspoint voltage (DDR3L)	V <sub>OX(AC)</sub>	Min	-115	-130	-135	-195	-205	-205	-205	-205	-205	mV
Parameter/				DD	R3(L)-16	00 DQS/	DQS# Di	fferentia	I Slew R	ate		
Condition	Syn	ıbol	3.5V/ns	4V/ns	5V/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	12V/ns	Unit
Output differential		Max	90	105	135	155	180	205	205	205	205	mV
crosspoint voltage (DDR3L)	V <sub>OX(AC)</sub>	Min	-90	-105	-135	-155	-180	-205	-205	-205	-205	mV

1. RZQ of 240Ω ±1% with RZQ/7 enabled (default 34Ω driver) and is applicable after proper ZQ calibration has been performed

at a stable temperature and voltage ( $V_{DDQ} = V_{DD}$ ;  $V_{SSQ} = V_{SS}$ ).

- 2. See Figure 4-18 for the test load configuration.
- 3. See Figure 4-17 for an example of a differential output signal.

4. For a differential slew rate between the list values, the V<sub>OX(AC)</sub> value may be obtained by linear interpolation.

#### **XC3D31BAH-DINA (MCP 2G+4G)** 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-17: Differential Output Signal

#### **Reference Output Load**

Figure 4-18 represents the effective reference load of  $25\Omega$  used in defining the relevant device AC timing parameters (except ODT reference timing) as well as the output slew rate measurements. It is not intended to be a precise representation of a particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment.



Figure 4-18: Reference Output Load for AC Timing and Output Slew Rate

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

### Slew Rate Definitions for Single-Ended Output Signals

The single-ended output driver is summarized in Table 4-41. With the reference load for timing measurements,

the output slew rate for falling and rising edges is defined and measured between V<sub>OL(AC)</sub> and V<sub>OH(AC)</sub> for single-

ended signals.

#### Single-Ended Output Slew Rate Definition

Single-Ende Rates (Lir	ed Output Slew near Signals)	Mea	sured	Calculation
Output	Edge	From	То	
	Rising	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	V <sub>OH(AC)</sub> - V <sub>OL(AC)</sub> ΔTR <sub>se</sub>
DQ	Falling	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub> - V <sub>OL(AC)</sub> ΔTF <sub>se</sub>

## XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-19: Nominal Slew Rate Definition for Single-Ended Output Signals

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

## Slew Rate Definitions for Differential Output Signals

The differential output driver is summarized in Table 4-42. With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for differential signals.

#### Table 4-45: Differential Output Slew Rate Definition

Differentia Rates (Li	al Output Slew near Signals)	Meas	sured	Calculation
Output	Edge	From	То	
	Rising	$V_{\text{OL},\text{diff}(\text{AC})}$	$V_{OH,diff(AC)}$	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\Delta TR_{diff}}$
DQS, DQS#	Falling	$V_{OH,diff(AC)}$	$V_{OL,diff(AC)}$	$\frac{V_{OH,diff(AC)} - V_{OL,diff(AC)}}{\Delta TF_{diff}}$



Figure 4-20: Nominal Differential Output Slew Rate Definition for DQS, DQS#

## Speed Bin Table

### Table 4-46-a: DDR3(L)-1066 Speed Bin

	DDR	3(L)-1066 Speed	l Bin			
	CL-tRCD-tRP		7-	7-7	Unit	Notes
Para	meter	Symbol	Min	Мах		
Internal READ comma	and to first data	tAA	13.125 -		ns	
ACTIVATE to internal READ or WRITE delay time		tRCD	13.125 -		ns	
PRECHARGE comma	and period	tRP	13.125	-	ns	
ACTIVATE-to-ACTIVA command period	ATE or REFRESH	tRC	50.625	-	ns	
ACTIVATE-to-PRECH	IARGE command	tRAS	37.5	9 x tREFI	ns	1
	CWL=5	tCK (AVG)	3.0	3.3	ns	2
CL=5	CWL=6	tCK (AVG)	Rese	erved	ns	3
	CWL=5	tCK (AVG)	2.5	3.3	ns	2
CL=6	CWL=6	tCK (AVG)	Rese	erved	ns	3
o	CWL=5	tCK (AVG)	Rese	erved	ns	3
CL=7	CWL=6	tCK (AVG)	1.875	<2.5	ns	2,3
	CWL=5	tCK (AVG)	Rese	erved	ns	3
CL=8	CWL=6	tCK (AVG)	1.875 <2.5		ns	2
Supported CL setting	I CL settings		5,6,7,8			
Supported CWL settin	ngs		5	,6	СК	

#### Notes:

1. tREFI depends on  $T_{\mbox{\scriptsize OPER}}.$ 

2. The CL and CWL settings result in tCK requirements. When making a selection of tCK, both CL and CWL requirement

settings need to be fulfilled.

3. Reserved settings are not allowed.

# XIN 🕸 CUN

#### 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-46-b: DDR3(L)-1333 Speed Bin

	DDR3(L)-1333 Sp	eed Bin			-	
	CL-+RCD-+RP		9-9	9-9	Unit	Notes
Para	meter	Symbol	Min	Мах		
Internal READ command to	first data	tAA	13.5 -		ns	
ACTIVATE to internal REAL	O or WRITE delay time	tRCD	13.5 -		ns	
PRECHARGE command pe	eriod	tRP	13. 5 -		ns	
ACTIVATE-to-ACTIVATE o	r REFRESH command	tRC	49.5 -		ns	
ACTIVATE-to-PRECHARG	E command period	tRAS	36	9 x <sub>t</sub> REFI	ns	1
01-5	CWL=5	tCK (AVG)	3.0	3.3	ns	2
UL-5	CWL=6.7	tCK (AVG)	Rese	erved	ns	3
	CWL=5	tCK (AVG)	2.5	3.3	ns	2
CL=6	CWL=6	tCK (AVG)	Reserved		ns	3
	CWL=7	tCK (AVG)	Rese	erved	ns	3
	CWL=5	tCK (AVG)	Rese	erved	ns	3
CL=7	CWL=6	tCK (AVG)	1.875 <2.5		ns	2.3
	CWL=7	tCK (AVG)	Rese	erved	ns	3
	CWL=5	CK (AVG)	Rese	erved	ns	3
CL=8	CWL=6	tCK (AVG)	1.875	<2.5	ns	2
	CWL=7	tCK (AVG)	Rese	erved	ns	3
	CWL=5.6	tCK (AVG)	Rese	erved	ns	3
CL=9	CWL=7	tCK (AVG)	1.5 <1.875		ns	2,3
CWL=5.6		tCK (AVG)	Reserved		ns	3
CL=10	CWL=7	tCK (AVG)	1.5 <1,875		ns	2
Supported CL settings		5,6,7,	8,9,10	СК		
Supported CWL settings			5,0	6,7	СК	

#### Notes:

1. tREFI depends on  $T_{OPER}$ .

settings need to be fulfilled.

3. Reserved settings are not allowed.

<sup>2.</sup> The CL and CWL settings result in tCK requirements. When making a selection of tCK, both CL and CWL requirement



2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-46-c: DDR3(L)-1600 Speed Bin

	DDR3(L)-1600 Sp	eed Bin				
	CL-+RCD-+RP		11-1	1-11	Unit	Notes
Para	meter	Symbol	Min	Мах		
Internal READ command to	first data	tAA	13.75	-	ns	
ACTIVATE to internal REAL	O or WRITE delav time	tRCD	13.75	-	ns	
PRECHARGE command pe	eriod	tRP	13.75	-	ns	
ACTIVATE-to-ACTIVATE or	REFRESH command	tRC	48.75	-	ns	
ACTIVATE-to-PRECHARGI	command period	tRAS	35 9 x tREFI		ns	1
CI -5	CWL=5	tCK (AVG)	3.0 3.3		ns	2
CL=5 CWL=6.7.8		tCK (AVG)	Rese	erved	ns	3
	CWL=5	tCK (AVG)	2.5	3.3	ns	2
CL=6	CWL=6	tCK (AVG)	Rese	erved	ns	3
	CWL=7.8	tCK (AVG)	Rese	erved	ns	3
	CWL=5	tCK (AVG)	Rese	erved	ns	3
01-7	CWL=6	tCK (AVG)	1.875	<2.5	ns	2
GL-7	CWL=7	tCK (AVG)	Rese	erved	ns	3
	CWL=8	tCK (AVG)	Rese	erved	ns	3
	CWL=5	tCK (AVG)	Reserved		ns	3
CI -9	CWL=6	tCK (AVG)	1.875	<2.5	ns	2
CL-0	CWL=7	tCK (AVG)	Rese	erved	ns	3
	CWL=8	tCK (AVG)	Rese	erved	ns	3
	CWL=5,6	tCK (AVG)	Rese	erved	ns	3
CL=9	CWL=7	tCK (AVG)	1.5	<1.875	ns	2
	CWL=8	tCK (AVG)	Rese	erved	ns	3
	CWL=5.6	tCK (AVG)	Rese	erved	ns	3
CL=10	CWL=7	tCK (AVG)	1.5	<1.875	ns	2
	CWL=8	tCK (AVG)	Rese	erved	ns	3
01-11	CWL=5.6.7	tCK (AVG)	Rese	erved	ns	3
	CWL=8	tCK (AVG)	1.25	<1.5	ns	2
Supported CL settings	Supported CL settings			9,10,11	СК	
Supported CWL settings			5,6	,7,8	СК	

#### Notes:

1. tREFI depends on  $T_{OPER}$ .

2. The CL and CWL settings result in tCK requirements. When making a selection of tCK, both CL and CWL requirement

settings need to be fulfilled.

3. Reserved settings are not allowed.

## **Electrical Characteristics and AC Operating Conditions**

Table 4-47: Electrical Characteristics and AC Operating Conditions DDR3(L)

Notes 1-8 apply to the entire table

			DDR3(	L)-1066	DDR3(I	L)-1333	DDR3(	L)-1600		
Parame	ter	Symbol	Min	Мах	Min	Max	Min	Max	Units	Notes
			Clock 1	Fiming						
Clock period average:	T <sub>C</sub> ≤ 85℃	tCK	8	7800	8	7800	8	7800	ns	9, 42
DLL disable mode	T <sub>C</sub> = >85℃ to	(DLL_DIS)	8	3900	8	3900	8	3900	ns	42
Clock period average: [	OLL enable mode	tCK(AVG)	See S	peed Bin	Tables 4-	46 for tCl	K range a	llowed	ns	10, 11
High pulse width average		tCH(AVG)	0.47	0.53	0.47	0.53	0.47	0.53	СК	12
Low pulse width average	je	tCL(AVG)	0.47	0.53	0.47	0.53	0.47	0.53	СК	12
	DLL locked	tJITper	-90	90	-80	80	-70	70	ps	13
Clock period jitter	DLL locking	tJITper,Ick	-80	80	-70	70	-60	60	ps	13
Clock absolute period		tCK (ABS)	n I	$MIN = {}_{t}CI$ $MAX = {}_{t}CI$	K (AVG) I K (AVG) I	MIN + <sub>t</sub> JIT MAX + <sub>t</sub> JI	ັper MIN; Tper MA)	x	ps	
Clock absolute high pul	se width	tCH (ABS)	0.43	_	0.43	_	0.43	_	<sub>t</sub> CK (AVG)	14
Clock absolute low puls	se width	tCL (ABS)	0.43	_	0.43	_	0.43	_	tCK (AVG)	15
DLL locked		tJITcc	18	80	16	60	14	40	ps	16
Cycle-to-cycle jitter D	DLL locking	<sub>t</sub> JITcc,lck	10	60	14	40	1:	20	ps	16
	2 cycles	tERR2per	-132	132	-118	118	-103	103	ps	17
	3 cycles	tERR3per	-157	157	-140	140	-122	122	ps	17
	4 cycles	tERR4per	-175	175	-155	155	-136	136	ps	17
	5 cycles	tERR5per	-188	188	-168	168	-147	147	ps	17
	6 cycles	tERR6per	-200	200	-177	177	-155	155	ps	17
	7 cycles	tERR7per	-209	209	-186	186	-163	163	ps	17
Cumulative error	8 cycles	tERR8per	-217	217	-193	193	-169	169	ps	17
across	9 cycles	tERR9per	-224	224	-200	200	-175	175	ps	17
	10 cycles	tERR10 per	-231	231	-205	205	-180	180	ps	17
	11 cycles	tERR11 per	-237	237	-210	210	-184	184	ps	17
	12 cycles	tERR12 per	-242	242	-215	215	-188	188	ps	17
	n = 13, 14 49, 50 cycles	tERR <i>n</i> per	tER tERF	R <i>n</i> per MI R <i>n</i> per MA	N = (1 + ( X = (1 + (	).68ln[ <i>n</i> ]) ).68ln[ <i>n</i> ])	× <sub>t</sub> JITper × <sub>t</sub> JITper	MIN MAX	ps	17

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-47: Electrical Characteristics and AC Operating Conditions (Continued)

#### Notes 1–8 apply to the entire table

_			DDR3(I	L)-1066	DDR3(I	L)-1333	DDR3(	L)-1600		Notes
Parame	eter	Symbol	Min	Max	Min	Max	Min	Max	Units	Notes
			DQ Input	Timing			1	1	1	
Data setup time to	Base (specification)	<sub>t</sub> DS (AC160)	40	_	_	_	_	_	ps	18, 19, 44
DQS, DQS#	V <sub>REF</sub> @ 1V/ns	. ,	200	-	-	-	-	-	ps	19, 20
Data setup time to	Base (specification)	<sub>t</sub> DS (AC135)	90	-	45	-	25	_	ps	18, 19, 44
DQS, DQS# V <sub>REF</sub> @ 1 V/ns			250	-	180	_	160	_	ps	19, 20
Data hold time from	Base (specification)	tDH (DC90)	110	-	75	-	55	_	ps	18, 19
DQS, DQS#	V <sub>REF</sub> @ 1 V/ns		200	_	165	_	145	_	ps	19, 20
Minimum data pulse w	vidth	tDIPW	490	-	400	-	360	-	ps	41
		[	DQ Outpu	It Timing				1		
DQS, DQS# to DQ ske	ew, per access	tDQSQ	_	150	-	125	_	100	ps	
DQ output hold time fr	om DQS, DQS#	tQH	0.38	-	0.38	-	0.38	-	tCK	21
DQ Low-Z time from C	K, CK#	tLZDQ	-600	300	-500	250	-450	225	ps	22, 23
DQ High-Z time from C	CK, CK#	tHZDQ	_	300	_	250	_	225	ps	22, 23
		DQ	Strobe Ir	nput Timi	ng	1	1		1	
DQS, DQS# rising to 0	CK, CK# rising	tDQSS	-0.25	0.25	-0.25	0.25	-0.27	0.27	СК	25
DQS, DQS# differentia width	al input low pulse	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	СК	
DQS, DQS# differentia width	al input high pulse	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	СК	
DQS, DQS# falling set rising	up to CK, CK#	tDSS	0.2	-	0.2	-	0.18	-	СК	25
DQS, DQS# falling hol	d from CK, CK#	<sub>t</sub> DSH	0.2	-	0.2	-	0.18	-	СК	25
DQS, DQS# differentia preamble	al WRITE	tWPRE	0.9	-	0.9	-	0.9	_	СК	
DQS, DQS# differentia		tWPST	0.3	-	0.3	-	0.3	-	СК	

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-47: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table

	_		DDR3(	L)-1066	DDR3(	L)-1333	DDR3(	L)-1600		
Parame	ter	Symbol	Min	Max	Min	Мах	Min	Мах	Units	Notes
		DQ	Strobe Ou	utput Tim	ing					
DQS, DQS# rising to/fr	om rising CK,	tDQSCK	-300	-300 300 -255 255 -225 225					ps	23
DQS, DQS# rising to/from when DLL is disabled	rising CK,CK#	tDQSCK (DLL_DIS)	1	10	1	10	1	10	ns	26
DQS, DQS# differentia	output high time	tQSH	0.38	-	0.40	_	0.40	_	ск	21
DQS, DQS# differential	l output low time	tQSL	0.38	_	0.40	_	0.40	_	СК	21
DQS, DQS# Low-Z time	tLZDQS	-600	300	-500	250	-450	225	ps	22, 23	
DQS, DQS# High-Z tim	ie (RL + BL/2)	tHZDQS	_	300	_	250	_	225	ps	22, 23
DQS, DQS# differential	READ preamble	tRPRE	0.9	Note 24	0.9	Note 24	0.9	Note 24	СК	23, 24
DQS, DQS# differential postamble	READ	tRPST	0.3	Note 27	0.3	Note 27	0.3	Note 27	СК	23, 27
		Comma	and and A	Address 1	Timing					
DLL locking time		tDLLK	512	_	512	_	512	_	СК	28
CTRL, CMD, ADDR	Base (specification)	IS (AC160)	140	_	80	_	60	_	ps	29, 30, 44
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns		300	_	240	_	220	_	ps	20, 30
CTRL, CMD, ADDR	Base(specification)	10 (40125)	290	_	205	_	185	_	ps	29, 30, 44
setup to CK,CK#	V <sub>REF</sub> @ 1 V/ns	tis (AC 135)	425	_	340	_	320	_	ps	20, 30
CTRL, CMD, ADDR	Base (specification)	tIH (DC90)	210	-	150	-	130	-	ps	29, 30
ITOM CK,CK#	V <sub>REF</sub> @ 1 V/ns		300	_	240	-	220	_	ps	20, 30
Minimum CTRL, C	MD, ADDR	tIPW	780	_	620	_	560	_	ps	41
ACTIVATE to internal F	READ or WRITE	tRCD		See S	peed Bin	Tables fo	r <sub>t</sub> RCD		ns	31
PRECHARGE commar	nd period	tRP		See S	Speed Bin	Tables fo	or <sub>t</sub> RP		ns	31
ACTIVATE-to-PRECHA	ARGE command	tRAS		See S	peed Bin	Tables fo	r <sub>t</sub> RAS		ns	31, 32
ACTIVATE-to-ACTIVATE	command eriod	tRC	See Spee	ed Bin Tal	oles for <sub>t</sub> R	C			СК	31, 43
ACTIVATE-to-ACTIV ATE minimum command	2KB page size	tRRD	MIN = greater of 4CK or 10ns MIN = greater of 4CK or 7.5ns					СК	31	
Four ACTIVATEwindows	2KB page size	tFAW	50 - 45 - 40 -						ns	31
Write recovery time		tWR	MIN = 15ns; MAX = n/a				ns	31, 32,		
Delay from start of internal \ transaction to internal REA	WRITE AD command	tWTR	м	IN = great	ter of 4Ck	Cor 7.5ns	; MAX = n	ı/a	СК	31, 34

#### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash-

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

## Table 4-47: Electrical Characteristics and AC Operating Conditions (Continued)

#### Notes 1-8 apply to the entire table

_			DDR3(	L)-1066	DDR3(	L)-1333	DDR3(	L)-1600		
Paramete	er	Symbol	Max	Max	Мах	Max	Max	Max	Units	Notes
READ-to-PRECHARGE	time	tRTP	М	IN = great	n/a	СК	31, 32			
CAS#-to-CAS# comman	d delay	tCCD		М	IN = 4CK	СК				
Auto precharge write rec	overy +	tDAL	Ν	MIN = WR	t + <sub>t</sub> RP/ <sub>t</sub> Cl	K (AVG);	MAX = n/a	а	СК	
MODE REGISTER SET	command cycle	tMRD		MIN = 4CK; MAX = n/a						
MODE REGISTER SET	GISTER SET command			N = great	er of 12C	K or 15ns	; MAX = r	n/a	СК	
MULTIPURPOSE REGIS	NULTIPURPOSE REGISTER READ		MIN = 1CK; MAX = n/a					СК		
		C	alibratio	n Timing					1	
ZQCL command: Long	POWER-UP and RESET	<sub>t</sub> ZQinit	512	_	512	_	512	-	СК	
calibration time	Normal	<sub>t</sub> ZQoper	256	_	256	_	256	_	СК	
ZQCS command: Short of	calibration time	tZQCS	64	_	64	-	64	-	СК	
		Initializ	ation and	d Reset T	iming			•	1	
Exit reset from CKE HIG	H to a valid	tXPR	MIN =	= greater o	of 5CK or	tRFC + 10	Ons; MAX	: = n/a	ск	
Begin power supply ram	p to power	tVDDPR		MIN = n/a; MAX = 200					ms	
RESET# LOW to power	supplies stable	tRPS		Ν	/IN = 0; N	/IAX = 20	0		ms	
RESET# LOW to I/O and	d R⊤⊤ High-Z	tIOZ		Ν	/IN = n/a;	MAX = 2	0		ns	35
		1	Refresh	Timing					1	
		tRFC – 1Gb		MIN	l = 110; N	1AX = 70,	200		ns	
REERESH-to-ACTIVATE	or REERESH	tRFC – 2Gb		MIN	l = 160; N	1AX = 70,	200		ns	
command period		tRFC – 4Gb		MIN	I = 260; N	1AX = 70,	200		ns	
		tRFC – 8Gb		MIN	I = 350; N	1AX = 70,	200		ns	
Maximum refresh	TC ≤ 85℃				64	(1X)			ms	36
period	TC > 85℃	-			32	(2X)			ms	36
Maximum average	TC ≤ 85℃	DEEL			7.8 (64n	ns/8192)			μs	36
periodic refresh	TC > 85℃				3.9 (32n	ns/8192)			μs	36

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-47: Electrical Characteristics and AC Operating Conditions (Continued)

#### Notes 1–8 apply to the entire table

Parameter	Symbol	DDR3(L)-1066	DDR3(L	.)-1333 Max	DDR3(L)-	1600 Max	Unit	Notes			
Self Refresh Timing											
Exit self refresh to commands not requiring a locked DLL	tXS	MIN = greater o	n/a	СК							
Exit self refresh to commands requiring a locked DLL	tXSDLL	MIN =		СК	28						
Minimum CKE low pulse width for self re-fresh entry to self refresh exit timing	tCKESR	MIN = tC		СК							
Valid clocks after self refresh entry or power-down entry	tCKSRE	MIN = grea		СК							
Valid clocks before self refresh exit, power-down exit, or reset exit	tCKSRX	MIN = grea		СК							
Power-Down Timing											
CKE MIN pulse width	tCKE (MIN)	Greater of 3CK or 5.625ns	Greater or 5.6	of 3CK 25ns	Greater of or 5ns	f 3CK s	СК				
Command pass disable delay	tCPDED	MIN = 1; MAX = n/a					СК				
Power-down entry to power-down exit _tim-ing	tPD	MIN = tCKE (MIN); MAX = 9 * tREFI					СК				
Begin power-down period prior to CKE reaistered HIGH	tANPD	WL - 1CK					СК				
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of tANPD or tRFC - REFRESH command to CKE LOW time					СК				
Power-down exit period: ODT either	PDX	tANPD + tXPDLL					СК				
Power-Down Entry Minimum Timing											
ACTIVATE command to power-down	tACTPDEN	MIN = 1					СК				
PRECHARGE/PRECHARGE ALL command to power-down entry	tPRPDEN	MIN = 1					СК				
REFRESH command to power-down	tREFPDEN	MIN = 1					СК	37			
MRS command to power-down entry	tMRSPDEN	MIN = tMOD (MIN)					СК				
READ/READ with auto precharge command to power-down entry	tRDPDEN	MIN = RL + 4 + 1				СК					

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-47: Electrical Characteristics and AC Operating Conditions (Continued)

#### Notes 1–8 apply to the entire table

Parameter		Symbol	DDR3(L)-1066 DDR3(L)-1333		L)-1333	DDR3(L)-1600				
			Min	Max	Min	Мах	Min	Мах	Unit	Notes
WRITE command to	BL8 (OTF, MRS)	tWRPDEN	MIN = WL + 4 + <sub>t</sub> WR/ <sub>t</sub> CK (AVG)					СК		
power-down entry	BC4MRS	tWRPDEN	MIN = WL + 2 + tWR/tCK (AVG)					СК		
WRITE with auto	BL8 (OTF, MRS)	tWRAPDEN	MIN = WL + 4 + WR + 1 MIN = WL + 2 + WR + 1					СК		
precharge command to power-down entry	BC4MRS	tWRAPDEN						СК		
Power-Down Exit Timing										
DLL on, any valid command, or DLL off to commands not requiring locked DLL		τXΡ	MIN = greater of 3CK or 7.5ns; MAX = n/a				6ns;	СК		
Precharge power-down w commands requiring a loc	vith DLL off to cked DLL	tXPDLL	MIN = greater of 10CK or 24ns; MAX = n/a			СК	28			
ODT Timing										
R <sub>TT</sub> synchronous turn-on	ODTLon	CWL + AL - 2CK						СК	38	
$R_{TT}$ synchronous turn-off delay		ODTLoff	CWL + AL - 2CK					СК	40	
$R_{\ensuremath{TT}}$ turn-on from ODTL on reference		tAON	-300	300	-250	250	-225	225	ps	23, 38
$R_{\text{TT}}$ turn-off from ODTL off reference		tAOF	0.3	0.7	0.3	0.7	0.3	0.7	СК	39, 40
Asynchronous R <sub>TT</sub> turn-on delay (power-down with DLL off)		tAONPD	MIN = 2; MAX = 8.5						ns	38
Asynchronous R <sub>TT</sub> turn-of (power-down with DLL of	tAOFPD	MIN = 2; MAX = 8.5					ns	40		
ODT HIGH time with WRITE command		ODTH8	MIN = 6; MAX = n/a					СК		
ODT HIGH time without WRITE command or with WRITE command and		ODTH4	MIN = 4; MAX = n/a						СК	
Dynamic ODT Timing										
$R_{TT,nom}$ -to- $R_{TT(WR)}$ change	ODTLcnw	WL - 2CK						СК		
R <sub>TT(WR)</sub> -to-R <sub>TT,nom</sub> change	ODTLcwn4	4CK + ODTLoff					СК			
$R_{TT(WR)}$ -to- $R_{TT,nom}$ change skew - BL8		ODTLcwn8	6CK + ODTLoff					СК		
RTT dynamic change skew		tADC	0.3	0.7	0.3	0.7	0.3	0.7	СК	39
Write Leveling Timing										
First DQS, DQS# rising edge		tWLMRD	40	-	40	-	40	-	СК	
DQS, DQS# delay		tWLDQSEN	25	-	25	-	25	-	СК	
Write leveling setup from rising CK, CK# crossing to rising DQS, DQS# crossing		tWLS	245	-	195	-	165	_	ps	
#### Table 4-47: Electrical Characteristics and AC Operating Conditions (Continued)

Notes 1–8 apply to the entire table

_		DDR3(I	DDR3(L)-1066 DDR3(		L)-1333	DDR3(L)-160			
Parameter	Symbol	Min	Мах	Min	Мах	Min	Мах	Unit	Notes
Write leveling hold from rising DQS, DQS# crossing to rising CK, CK#	tWLH	245	-	195	-	165	-	ps	
Write leveling output delay	tWLO	0	9	0	9	0	7.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	ns	

#### Notes:

- 1. AC timing parameters are valid from specified TC MIN to TC MAX values.
- 2. All voltages are referenced to VSS.
- 3. Output timings are only valid for RON34 output buffer selection.
- 4. The unit tCK (AVG) represents the actual tCK (AVG) of the input clock under operation. The unit CK represents one clock cycle of the input clock, counting the actual clock edges.
- 5. AC timing and IDD tests may use a VIL-to-VIH swing of up to 900mV in the test environment, but input timing is still referenced to VREF (except tIS, tIH, tDS, and tDH use the AC/DC trip points and CK, CK# and DQS, DQS# use their crossing points). The minimum slew rate for the input signals used to test the device is 1 V/ns for single-ended inputs and 2 V/ns for differential inputs in the range between VIL(AC) and VIH(AC).
- 6. All timings that use time-based values (ns, us, ms) should use tCK (AVG) to determine the correct number of clocks (Table4-47 uses CK or tCK [AVG] interchangeably). In the case of noninteger results, all minimum limits are to be rounded up to the nearest whole integer, and all maximum limits are to be rounded down to the nearest whole integer.
  - 7. Strobe or DQSdiff refers to the DQS and DQS# differential crossing point when DQS is the rising edge. Clock or CK refers to the CK and CK# differential crossing point when CK is the rising edge.
  - 8. This output load is used for all AC timing (except ODT reference timing) and slew rates. The actual test load may be different. The output signal voltage reference point is VDDQ/2 for single-ended signals and the crossing point for differential signals (seeFigure 4-18).
  - 9. When operating in DLL disable mode, CHIPSIP does not warrant compliance with normal mode timings or functionality.
  - 10. The clock's tCK (AVG) is the average clock over any 200 consecutive clocks and tCK (AVG) MIN is the smallest clock rate allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
  - 11. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of tCK (AVG) as a long-term jitter component; however, the spread spectrum may not use a clock rate below tCK (AVG) MIN.
  - 12. The clock's tCH (AVG) and tCL (AVG) are the average half clock period over any 200 consecutive clocks and is the smallest clock half period allowed, with the exception of a deviation due to clock jitter. Input clock jitter is allowed provided it does not exceed values specified and must be of a random Gaussian distribution in nature.
  - 13. The period jitter (tJITper) is the maximum deviation in the clock period from the average or nominal clock. It is allowed in either the positive or negative direction.
  - 14. tCH (ABS) is the absolute instantaneous clock high pulse width as measured from one rising edge to the following falling edge.

15. tCL (ABS) is the absolute instantaneous clock low pulse width as measured from one falling edge to the following rising edge.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

- 16. The cycle-to-cycle jitter tJITcc is the amount the clock period can deviate from one cycle to the next. It is important to keep cycle-to-cycle jitter at a minimum during the DLL locking time.
- 17. The cumulative jitter error tERRnper, where n is the number of clocks between 2 and 50, is the amount of clock time allowed to accumulate consecutively away from the average clock over n number of clock cycles.

18. tDS (base) and tDH (base) values are for a single-ended 1 V/ns slew rate DQs and 2 V/ns slew rate differential DQS, DQS#;

when DQ single-ended slew rate is 2V/ns, the DQS differential slew rate is 4V/ns.

- 19. These parameters are measured from a data signal (DM, DQ0, DQ1, and so forth) transition edge to its respective data strobe signal (DQS, DQS#) crossing.
- 20. The setup and hold times are listed converting the base specification values (to which derating tables apply) to V<sub>REF</sub> when the slew rate is 1 V/ns. These values, with a slew rate of 1 V/ns, are for reference only.
- 21. When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJITper (larger of
- tJITper

(MIN) or tJITper (MAX) of the input clock (output deratings are relative to the SDRAM input clock).

- 22. Single-ended signal parameter.
- 23. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present, even when within specification. This results in each parameter becoming larger. The following parameters are required to be derated by subtracting tERR10per (MAX): tDQSCK (MIN), tLZDQS (MIN), tLZDQ (MIN), and tAON (MIN). The following parameters are required to be derated by subtracting teRR10per (MAX): tDQSCK (MIN), tLZDQS (MIN), tLZDQ (MAX), tHZ (MAX), tLZDQS (MAX), tLZDQ MAX, and tAON (MAX). The parameter tRPRE (MIN) is derated by subtracting tJITper (MAX), while tRPRE (MAX) is derated by subtracting tJITper (MIN).
- 24. The maximum preamble is bound by tLZDQS (MAX).
- 25. These parameters are measured from a data strobe signal (DQS, DQS#) crossing to its respective clock signal (CK, CK#) crossing. The specification values are not affected by the amount of clock jitter applied, as these are relative to the clock signal crossing. These parameters should be met whether clock jitter is present.
- 26. The tDQSCK (DLL\_DIS) parameter begins CL + AL 1 cycle after the READ command.
- 27. The maximum postamble is bound by tHZDQS (MAX).
- 28. Commands requiring a locked DLL are: READ (and RDAP) and synchronous ODT commands. In addition, after any change of latency tXPDLL, timing must be met.
- 29. tIS (base) and tIH (base) values are for a single-ended 1 V/ns control/command/address slew rate and 2 V/ns CK, CK#

differential slew rate.

30. These parameters are measured from a command/address signal transition edge to its respective clock (CK, CK#) signal crossing. The specification values are not affected by the amount of clock jitter applied as the setup and hold times are

relative to the clock signal crossing that latches the command/address. These parameters should be met whether clock

jitter is present.

31. For these parameters, the DDR3(L) SDRAM device supports tnPARAM (nCK) = RU(tPARAM [ns]/tCK[AVG] [ns]), assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP (nCK) = RU(tRP/tCK[AVG]) if all input clock jitter specifications are met.

32. During READs and WRITEs with auto precharge, the DDR3(L) SDRAM will hold off the internal PRECHARGE command until

tRAS (MIN) has been satisfied.

- 33. When operating in DLL disable mode, the greater of 4CK or 15ns is satisfied for tWR.
- 34. The start of the write recovery time is defined as follows:
  - For BL8 (fixed by MRS or OTF): Rising clock edge four clock cycles after WL
  - For BC4 (OTF): Rising clock edge four clock cycles after WL
  - For BC4 (fixed by MRS): Rising clock edge two clock cycles after WL
- 35. RESET# should be LOW as soon as power starts to ramp to ensure the outputs are in High-Z. Until RESET# is LOW, the outputs are at risk of driving and could result in excessive current, depending on bus activity.

36. The refresh period is 64ms when  $T_C$  is less than or equal to 85°C. This equates to an verage refresh rate of

7.8125us.

However, nine REFRESH commands should be asserted at least once every 70.3us. When  $T_C$  is greater than 85°C, the refresh period is 32ms.

- 37. Although CKE is allowed to be registered LOW after a REFRESH command when tREFPDEN (MIN) is satisfied, there are cases where additional time such as tXPDLL (MIN) is required.
- 38. ODT turn-on time MIN is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time maximum is when the ODT resistance is fully on. The ODT reference load is shown in Figure 4-11. This output load is used for ODT timings (see Figure 4-18). Designs that were created prior to JEDEC tightening the maximum limit from 9ns to 8.5ns will be allowed to have a 9ns maximum.
- 39. Half-clock output parameters must be derated by the actual tERR10per and tJITdty when input clock jitter is present. This results in each parameter becoming larger. The parameters tADC (MIN) and tAOF (MIN) are each required to be derated by subtracting both tERR10per (MAX) and tJITdty (MAX). The parameters tADC (MAX) and tAOF (MAX) are required to be derated by subtracting both tERR10per (MAX) and tJITdty (MAX).
- 40. ODT turn-off time minimum is when the device starts to turn off ODT resistance. ODT turn-off time maximum is when the DRAM buffer is in High-Z. The ODT reference load is shown in Figure 4-11. This output load is used for ODT timings (see Figure 4-18).

41. Pulse width of a input signal is defined as the width between the first crossing of  $V_{REF(DC)}$  and the consecutive crossing of  $V_{REF(DC)}$ .

- 42. Should the clock rate be larger than tRFC (MIN), an AUTO REFRESH command should have at least one NOP command between it and another AUTO REFRESH command. Additionally, if the clock rate is slower than 40ns (25 MHz), all REFRESH commands should be followed by a PRECHARGE ALL command.
- 43. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in a reduction of REFRESH characteristics or product lifetime.
- 44. When two V1H(AC) values (and two corresponding V1L(AC) values) are listed for a speci c speed birthe user may choose either value for the input AC level. Whichever value is usedhe associated setup time for that AC level must also be used Additionallone V1H(AC) value may be used for address/command inputs and the other V1H(AC) value may be used for data inputs.

## Command and Address Setup, Hold, and Derating

The total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS (base) and tIH (base) values (see Table 4-48 and Table 4-52; values come from Table 4-47) to the  $\Delta$ tIS and  $\Delta$ tIH derating values (see Table 4-49, Table 4-50, Table 4-53 and Table 4-54), respectively. Example: tIS (total setup time) = tIS (base) +  $\Delta$ tIS. For a valid transition, the input signal has to remain above/below V<sub>IH(AC)</sub>/V<sub>IL(AC)</sub> for some time tVAC (see Table 4-51 and Table 4-55).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH(AC)}/V_{IL(AC)}$  (see Figure 4-2 for input signal requirements). For slew rates that fall between the values listed in Table 4-49 and Table 4-53, the derating values may be obtained by linear interpolation. Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{REF(DC)}$  between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 4-21). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 4-23).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$ and the first crossing of  $V_{REF(DC)}$ . Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value (see Figure 4-22). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for derating value (see Figure 4-24).

Symbol	DDR3L-1066	DDR3L-1333	DDR3L-1600	Unit	Reference
tIS(base, AC160)	140	80	60	ps	VI <sub>H(AC)</sub> /V <sub>IL(AC)</sub>
tIS(base, AC135)	290	205	185	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tIS(base, AC125)	_	_	_	ps	VIH(AC)/VIL(AC)
tIH(base, DC90)	210	150	130	ps	

Table 4-48: Command and Address Setup and Hold Values 1 V/ns Referenced – AC/DC-Based (DDR3	L)
---	----

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-49: Derating Values for tIS/tIH – AC160/DC90-Based (DDR3L)

XIN 🕱 CUN

	∆tlS, ∆tlH Derating (ps) – AC/DC-Based															
CMD/							ск, ск	# Differ	ential SI	ew Rate	•					
CIVID	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
ADDR	∆tIS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH	∆tIS	∆tlH	∆tlS	∆tlH
2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	_1	-3	_1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5

#### Table 4-50: Derating Values for tIS/tIH – AC135/DC90-Based (DDR3L)

	∆tlS, ∆tlH Derating (ps) – AC/DC-Based															
CMD/		CK, CK# Differential Slew Rate														
CINID	4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
ADDR	∆tlS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
2.0	68	45	68	45	68	45	76	53	84	61	92	69	100	79	108	95
1.5	45	30	45	30	45	30	53	38	61	46	69	54	77	64	85	80
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-51: Minimum Required Time tVAC Above $V_{IH(AC)}$ (Below $V_{IL[AC]}$ ) for Valid ADD/CMD Transition

#### (DDR3L)

XIN 🕱 CUN

Slew Rate (V/ns)	DDR3L-106	6/1333/1600
Slew Rate (V/ns)	tVAC at 160mV (ps)	tVAC at 135mV (ps)
>2.0	200	213
2.0	200	213
1.5	173	190
1.0	120	145
0.9	102	130
0.8	80	111
0.7	51	87
0.6	13	55
0.5	Note 1	10
<0.5	Note 1	10

#### Note:

1. Rising input signal shall become equal to or greater than  $V_{IH(ac)}$  level and Falling input signal shall become equal to or less than

V<sub>IL(ac)</sub> level.

#### Table 4-52: Command and Address Setup and Hold Values 1 V/ns Referenced – AC/DC-Based (DDR3)

Symbol	DDR3-1066	Unit	Reference
tIS(base, AC175)	125	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tIS(base, AC150)	275	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tIS(base, AC135)	_	ps	VIH(AC)/VIL(AC)
tIS(base, AC125)	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tlH(base, DC100)	200	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-53: Derating Values for tIS/tIH – AC175/DC100-Based (DDR3)

XIN 🕱 CUN

	۵tIS, ۵tIH Derating (ps) – AC/DC-Based															
	AC175 Threshold: $V_{IH(AC)} = V_{REF(DC)} + 175mV$ , $V_{IL(AC)} = V_{REF(DC)} - 175mV$															
							СК, СК	# Differe	ential SI	ew Rate	)					
	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew	∆t <b>IS</b>	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆t <b>IS</b>	∆tlH	∆tIS	∆tlH	∆t <b>IS</b>	∆tlH	∆tIS	∆tlH
2.0	88	50	88	50	88	50	96	58	104	66	112	74	120	84	128	100
1.5	59	34	59	34	59	34	67	42	75	50	83	58	91	68	99	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.0	2	1	2	1	-2	_4	6	1	14	12	22	20	30	30	20	46
0.8	-6		-6		-6	-10	2	-2	10	6	18	14	26	24	34	40
0.7	11	-16	11	-16	11	-16	-3	8	5	0	13	8	21	18	29	34
0.6	_17	-26	_17	-26	_17	-26	_9	-18	1	_10	7	-2	15	8	23	24
0.5	-35	_40	-35	_40	-35	_40	-27	-32	_19	-24	11		-2	-6	5	10
0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	_44	-38	-36	-30	-26	-22	-10

#### Table 4-54: Derating Values for tIS/tIH – AC150/DC100-Based (DDR3)

	۵tIS, ۵tIH Derating (ps) – AC/DC-Based															
AC150 Threshold: $V_{IH(AC)} = V_{REF(DC)} + 150mV$ , $V_{IL(AC)} = V_{REF(DC)} - 150mV$																
		CK, CK# Differential Slew Rate														
	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Slew	∆t <b>IS</b>	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆t <b>IS</b>	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
2.0	75	50	75	50	75	50	83	58	91	66	99	74	107	84	115	100
1.5	50	34	50	34	50	34	58	42	66	50	74	58	82	68	90	84
1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
0.9	0	_4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46
0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40
0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34
0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24
0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10
0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-55: Minimum Required Time tVAC Above VIH(AC) or Below VIL(AC) for Valid Transition (DDR3)

Slew Rate (V/ns)	DDR3	3-1066
Slew Rate (V/ns)	tVAC at 175mV (ps)	tVAC at 150mV (ps)
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150

XIN 🕱 CUN

# XIN 🕱 CUN

### **XC3D31BAH-DINA (MCP 2G+4G)** 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-21: Nominal Slew Rate and tVAC for tIS (Command and Address – Clock) NOTE:

# XIN 🕱 CUN

## XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-22: Nominal Slew Rate for tlH (Command and Address - Clock)

### NOTE:

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### NOTE:

# XIN 🕱 CUN

## XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### NOTE:

 $1. \ensuremath{\,\text{The clock}}$  and the strobe are drawn on different time scales.

## Data Setup, Hold, and Derating

The total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS (base) and tDH (base) values (see Table 4-56; values come from Table 4-47) to the  $\Delta$ tDS and  $\Delta$ tDH derating values (see Table 4-57, Table 4-58, Table 4-61, Table 4-62) respectively. Example: tDS (total setup time) = tDS (base) +  $\Delta$ tDS. For a valid transition, the input signal has to remain above/below VIH(AC)/VIL(AC) for some time tVAC (see Table 4-59, Table 4-63).

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$ ) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH}/V_{IL(AC)}$ . For slew rates that fall between the values listed in Table 4-57, Table 4-58, Table 4-61, Table 4-62, the derating values may obtained by linear interpolation.

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the nominal slew rate line between the shaded  $V_{REF(DC)}$ -to-AC region, use the nominal slew rate for derating value (see Figure 4-25). If the actual signal is later than the nominal slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for derating value (see Figure 4-27).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the nominal slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the nominal slew rate for derating value (see Figure 4-26). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC-to- $V_{REF(DC)}$  region is used for derating value (see Figure 4-28).

Table 4-56: Data Setu	p and Hold Values at 1 V/ns	(DQS, DQS# at 2 V/ns	) – AC/DC-Based (DDR3L)
			,

Symbol	DDR3L-1066	DDR3L-1333	DDR3L-1600	Unit	Reference
tDS (base) AC160	40	_	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tDS (base) AC135	90	45	45	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tDS (base) AC130	_	_	_	ps	V <sub>IH(AC)</sub> /V <sub>IL(AC)</sub>
tDH (base) DC90	110	75	55	ps	V <sub>IH(DC)</sub> /V <sub>IL(DC)</sub>
Slew Rate Referenced	1	1	1	V/ns	

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

## Table 4-57: Derating Values for tDS/tDH – AC160/DC90-Based (DDR3L)

XIN 🕱 CUN

	∆tDS, ∆tDH Derating (ps) – AC/DC-Based															
	DQS, DQS# Differential Slew Rate															
DO Slow	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0 \	V/ns
DQ Slew	∆tDS	∆tDH	∆tDS	∆tDH	∆t <b>DS</b>	∆tDH	∆t <b>DS</b>	∆t <b>DH</b>	∆t <b>DS</b>	∆tDH	∆t <b>DS</b>	∆t <b>DH</b>	∆t <b>DS</b>	∆tDH	∆tDS	∆tDH
2.0	80	45	80	45	80	45										
1.5	53	30	53	30	53	30	61	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			1	_3	_1	-3	7	5	15	13	23	21				
0.8					-3	-8	5	1	13	9	21	17	29	27		
0.7							-3	-5	11	3	19	11	27	21	35	37
0.6									8	_4	16	4	24	14	32	30
0.5											4	6	12	4	20	20
0.4													-8	-11	0	5

### Table 4-58: Derating Values for tDS/tDH – AC135/DC90-Based (DDR3L)

	∆tDS, ∆tDH Derating (ps) – AC/DC-Based															
	DQS, DQS# Differential Slew Rate															
DO Slow	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	//ns	1.2	V/ns	1.0	V/ns
DQ Slew	∆tDS	∆t <b>DH</b>	∆t <b>DS</b>	∆t <b>DH</b>	∆t <b>DS</b>	∆t <b>DH</b>	∆tDS	∆t <b>DH</b>	∆t <b>DS</b>	∆t <b>DH</b>	∆t <b>DS</b>	∆t <b>DH</b>	∆t <b>DS</b>	∆tDH	∆tDS	∆t <b>DH</b>
2.0	68	45	68	45	68	45										
1.5	45	30	45	30	45	30	53	38								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			2	_3	2	-3	10	5	18	13	26	21				
0.8					3	-8	11	1	19	9	27	17	35	27		
0.7							14	-5	22	3	30	11	38	21	46	37
0.6									25	-4	33	4	41	14	49	30
0.5											39	-6	37	4	45	20
0.4													30	-11	38	5

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

XIN 🕸 CUN

### Table 4-59: Minimum Required Time tVAC Above V<sub>IH(AC)</sub> (Below V<sub>IL(AC)</sub>) for Valid DQ Transition (DDR3L)

	DDR3L-1066 160mV (ps)	DDR3L-1066/1333 135mV (ps)
Slew Rate (V/ns)	Min	Min
>2.0	165	113
2.0	165	113
1.5	138	90
1.0	85	45
0.9	67	30
0.8	45	11
0.7	16	Note 1
0.6	Note 1	Note 1
0.5	Note 1	Note 1
<0.5	Note 1	Note 1

#### Note:

1. Rising input signal shall become equal to or greater than V<sub>IH(AC)</sub> level and Falling input signal shall become equal to or

less than  $V_{IL(AC)}$  level.

#### Table 4-60: Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based (DDR3)

Symbol	DDR3-1066	Unit	Reference
tDS (base) AC175	25	ps	VIH(AC)/VIL(AC)
tDS (base) AC150	75	ps	VIH(AC)/VIL(AC)
tDS (base) AC135	_	ps	VIH(AC)/VIL(AC)
tDH (base) DC100	100	ps	VIH(DC)/VIL(DC)

#### Table 4-61: Derating Values for tDS/tDH – AC175/DC100-Based (DDR3)

Shaded cells indicate slew rate combinations not supported

	∆tDS, ∆tDH Derating (ps) – AC/DC-Based															
	DQS, DQS# Differential Slew Rate															
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Rate V/ns	∆tDS	∆t <b>DH</b>	∆t <b>DS</b>	∆t <b>DH</b>	∆tDS	∆tDH	∆t <b>DS</b>	∆t <b>DH</b>	∆tDS	∆t <b>DH</b>	∆tDS	∆t <b>DH</b>	∆tDS	∆t <b>DH</b>	∆t <b>DS</b>	∆t <b>DH</b>
2.0	88	50	88	50	88	50										
1.5	59	34	59	34	59	34	67	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			-2	_4	-2	-4	6	4	14	12	22	20				
0.8					-6	-10	2	-2	10	6	18	14	26	24		
0.7							-3	-8	5	0	13	8	21	18	29	34
0.6									-1	-10	7	-2	15	8	23	24
0.5											_11	-16	-2	-6	5	10
0.4													-30	-26	-22	-10

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-62: Derating Values for tDS/tDH – AC150/DC100-Based (DDR3)

Shaded cells indicate slew rate combinations not supported

XIN 🕱 CUN

	∆tDS, ∆tDH Derating (ps) – AC/DC-Based															
	DQS, DQS# Differential Slew Rate															
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns
Rate V/ns	∆tDS	∆t <b>DH</b>	∆t <b>DS</b>	∆tDH	∆tDS	∆tDH	∆t <b>DS</b>	∆tDH	∆tDS	∆t <b>DH</b>	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
2.0	75	50	75	50	75	50										
1.5	50	34	50	34	50	34	58	42								
1.0	0	0	0	0	0	0	8	8	16	16						
0.9			0	_4	0	-4	8	4	16	12	24	20				
0.8					0	-10	8	-2	16	6	24	14	32	24		
0.7							8	-8	16	0	24	8	32	18	40	34
0.6									15	-10	23	-2	31	8	39	24
0.5											14	-16	22	-6	30	10
0.4													7	-26	15	-10

#### Table 4-63: Required Minimum Time tVAC Above V<sub>IH(AC)</sub> (Below V<sub>IL(AC)</sub>) for Valid DQ Transition (DDR3)

	tVAC at 175mV (ps)	tVAC at 150mV (ps)
Siew Rate (V/ns)	Min	Min
>2.0	75	175
2.0	57	170
1.5	50	167
1.0	38	163
0.9	34	162
0.8	29	161
0.7	22	159
0.6	13	155
0.5	0	150
<0.5	0	150

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-25: Nominal Slew Rate and tVAC for tDS (DQ - Strobe)

### NOTE:

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





#### NOTE:

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-27: Tangent Line for tD5 (DQ-5trobe)

### NOTE:

# XIN 🕱 CUN

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





### NOTE:

## **Commands – Truth Tables**

#### Table 4-64: Truth Table – Command

Notes 1-5 apply to the entire table

			C	KE										
Function		Symbol	Prev.	Next	CS#	RAS#	CAS#	WE#	BA	An	A12	A10	A[11,	Notes
									[2:0]				9:0]	
MODE REGIS	TER SET	MRS	Н	Н	L	L	L	L	BA		OP	code	<b></b>	
REFRESH		REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self refresh entrv		SRE	Н	L	L	L	L	Н	V	V	V	V	V	6
Self refresh exit		SRX	L	н	H	V H	V H	V H	V	V	V	V	V	6,7
Single-bank Pl	RECHARGE	PRE	н	н	L	L	Н	L	BA	V	V	L	V	
PRECHARGE	all banks	PREA	Н	Н	L	L	Н	L	V		V	Н	V	
Bank ACTIVA	Ţ <u>E</u>	ACT	Н	н	L	L	Н	Н	BA	R	ow add	lress (F	RA)	
	BL8MRS,	WR	Н	н	L	н	L	L	BA	RFU	V	L	CA	8
WRITE	BC4OTF	WRS4	н	н	L	н	L	L	BA	RFU	L	L	CA	8
	BL8OTF	WRS8	Н	н	L	н	L	L	BA	RFU	Н	L	CA	8
WRITE	BL8MRS,	WRAP	н	н	L	н	L	L	BA	RFU	V	Н	CA	8
with auto	BC4OTF	WRAPS4	Н	н	L	н	L	L	BA	RFU	L	Н	CA	8
	BL8OTF	WRAPS8	н	н	L	н	L	L	BA	RFU	Н	Н	CA	8
	BL8MRS,	RD	н	н	L	Н	L	Н	BA	RFU	V	L	CA	8
READ	BC4OTF	RDS4	Н	н	L	н	L	Н	BA	RFU	L	L	CA	8
	BL8OTF	RDS8	Н	Н	L	Н	L	Н	BA	RFU	Н	L	CA	8
READ with	BL8MRS,	RDAP	н	Н	L	Н	L	Н	BA	RFU	V	Н	CA	8
auto	BC4OTF	RDAPS4	н	н	L	н	L	н	BA	RFU	L	Н	CA	8
	BL8OTF	RDAPS8	Н	н	L	н	L	Н	BA	RFU	Н	Н	CA	8
NO OPERATIO	NC	NOP	Н	н	L	н	Н	Н	V	V	V	V	V	9
Device DESEL	ECTED	DES	Н	н	Н	Х	Х	Х	Х	Х	Х	Х	Х	10
Power-down entry		PDE	Н	L	L H	H V	H V	H V	V	v	V	v	V	6
Power-down exit		PDX	L	Н	L	H	H	H	V	v	V	v	V	6,11
ZQ CALIBRATION LONG		ZQCL	Н	Н	L	H	Н	L	Х	Х	Х	Н	Х	12
ZQ CALIBRATION LONG		ZQCS	Н	Н	L	н	н	L	х	х	х	L	х	

#### Notes:

1. Commands are defined by the states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device-, density-, and configuration-dependent.

- 2. RESET# is enabled LOW and used only for asynchronous reset. Thus, RESET# must be held HIGH during any normal operation.
- 3. The state of ODT does not affect the states described in this table.
- 4. Operations apply to the bank defined by the bank address. For MRS, BA selects one of four mode registers.
- 5. "V" means "H" or "L" (a defined logic level), and "X" means "Don't Care"
- 6. See Table 4-65 for additional information on CKE transition.
- 7. Self refresh exit is asynchronous.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

8. Burst READs or WRITEs cannot be terminated or interrupted. MRS (fixed) and OTF BL/BC are defined in MR0.

- 9. The purpose of the NOP command is to prevent the DRAM from registering any unwanted commands. A NOP will not terminate an operation that is executing.
- 10. The DES and NOP commands perform similarly.
- 11. The power-down mode does not perform any REFRESH operations.
- 12. ZQ CALIBRATION LONG is used for either ZQinit (first ZQCL command during initialization) or ZQoper (ZQCL command after initialization).

#### Table 4-65: Truth Table – CKE

	Ск	(E			
Current State <sup>3</sup>	Previous	Present	Command <sup>5</sup> (RAS#,	Action <sup>5</sup>	Notes
	Cycle <sup>4</sup> ( <i>n</i> - 1)	Cycle <sup>4</sup> ( <i>n</i> )	CAS#, WE#, CS#)		
	L	L	"Don't Care"	Maintain power-down	
Power-down	L	Н	DES or NOP	Power-down exit	
	L	L	"Don't Care"	Maintain self refresh	
Self refresh	L	Н	DES or NOP	Self refresh exit	
Bank(s) active	Н	L	DES or NOP	Active power-down entry	
Reading	Н	L	DES or NOP	Power-down entry	
Writing	Н	L	DES or NOP	Power-down entry	
Precharging	Н	L	DES or NOP	Power-down entry	
Refreshing	н	L	DES or NOP	Precharge power-down entry	
	Н	L	DES or NOP	Precharge power-down entry	
All banks idle	Н	L	REFRESH	Self refresh	6

Notes 1-2 apply to the entire table; see Table 4-64 for additional command details

#### Notes:

1. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

2. tCKE (MIN) means CKE must be registered at multiple consecutive positive clock edges. CKE must remain at the valid input

level the entire time it takes to achieve the required number of registration clocks. Thus, after any CKE transition, CKE may

not transition from its valid level during the time period of tIS + tCKE (MIN) + tIH.

- 3. Current state = The state of the DRAM immediately prior to clock edge n.
- 4. CKE (n) is the logic state of CKE at clock edge n; CKE (n 1) was the state of CKE at the previous clock edge.
- 5. COMMAND is the command registered at the clock edge (must be a legal command as defined in Table 4-64. Action is a result

of COMMAND. ODT does not affect the states described in this table and is not listed.

6. Idle state = All banks are closed, no data bursts are in progress, CKE is HIGH, and all timings from previous operations are

satisfied. All self refresh exit and power-down exit parameters are also satisfied.

## **Commands Deselect**

The DESELT (DES) command (CS# HIGH) prevents new commands from being executed by the DRAM. Operations already in progress are not affected.

### **NO OPERATION**

The NO OPERATION (NOP) command (CS# LOW) prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

### **ZQ CALIBRATION LONG**

The ZQ CALIBRATION LONG (ZQCL) command is used to perform the initial calibration during a power-up initialization and reset sequence (see Figure 4-37). This command may be issued at any time by the controller, depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM. After calibration is achieved, the calibrated values are transferred from the calibration engine to the DRAM I/O, which are reflected as updated R<sub>ON</sub> and ODT values.

The DRAM is allowed a timing window defined by either tZQinit or tZQoper to perform a full calibration and transfer of values. When ZQCL is issued during the initialization sequence, the timing parameter tZQinit must be satisfied. When initialization is complete, subsequent ZQCL commands require the timing parameter tZQoper to be satisfied.

### **ZQ CALIBRATION SHORT**

The ZQ CALIBRATION SHORT (ZQCS) command is used to perform periodic calibrations to account for small voltage and temperature variations. A shorter timing window is provided to perform the reduced calibration and transfer of values as defined by timing parameter tZQCS. A ZQCS command can effectively correct a minimum of 0.5%  $R_{ON}$  and  $R_{TT}$  impedance error within 64 clock cycles, assuming the maximum sensitivities specified in Table4-36 and Table4-37.

### ACTIVATE

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access.

The value on the BA[2:0] inputs selects the bank, and the address provided on inputs A[n:0] selects the row. This

row remains open (or active) for accesses until a PRECHARGE command is issued to that bank.

A PRECHARGE command must be issued before opening a different row in the same bank.

## READ

The READ command is used to initiate a burst read access to an active row. The address provided on inputs A[2:0] selects the starting column address, depending on the burst length and burst type selected (see Burst Order table for additional information). The value on input A10 determines whether auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. If auto precharge is not selected, the row will remain open for subsequent accesses. The value on input A12 (if enabled in the mode register) when the READ command is issued determines whether BC4 (chop) or BL8 is used. After a READ command is issued, the READ burst may not be interrupted.

#### Table 4-66: READ Command Summary

				СКЕ										
	Function		Symbol	Prev.	Next	CS#	RAS#	CAS#	WE#	BA	An	A12	A10	A[11
				Cycle	Cycle					[2:0]				, 9:0]
		BL8MRS,	RD		н		Н	L	н	BA	RFU	V	L	CA
	READ	BC4OTF	RDS4	I			Н	L	Н	BA	RFU	L	L	CA
		BL8OTF	RDS8		4	L	н	L	н	BA	RFU	н	L	CA
	READ with	BL8MRS, BC4MRS	RDAP	I	H	L	н	L	н	BA	RFU	V	Н	CA
	auto	BC4OTF	RDAPS4	I	Н		н	L	н	BA	RFU	L	Н	CA
	precharge	BL8OTF	RDAPS8	I	H		н	L	н	BA	RFU	Н	н	CA

#### WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA[2:0] inputs selects the bank. The value on input A10 determines whether auto precharge is used. The value on input A12 (if enabled in the MR) when the WRITE command is issued determines whether BC4 (chop) or BL8 is used. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored and a WRITE will not be executed to that byte/column location.

# XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

				-									
			C	KE									A [44
Fund	ction	Symbol	Prev.	Next	CS#	RAS#	CAS#	WE#	BA	An	A12	A10	ALLI
			Cycle	Cycle					[2:0]				, 9:0]
	BL8MRS,	WR		H		н			BA	REU	V		CA
WRITE	BC4MRS						_		Brt			_	0,1
	BC4OTF	WRS4	I	Η	L	Н	L	L	BA	RFU	L	L	CA
	BL8OTF	WRS8		Н	L	Н	L	L	BA	RFU	Н	L	CA
WRITE	BL8MRS,	WRAP	I	н		н	L	L	BA	RFU	V	Н	СА
with auto	BC4OTF	WRAPS4		н		Н	L	L	BA	RFU	L	Н	СА
with auto	BL8OTF	WRAPS8				н	L	L	BA	RFU	Н	Н	CA

### PRECHARGE

The PRECHARGE command is used to de-activate the open row in a particular bank or in all banks. The bank(s) are available for a subsequent row access a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge. A READ or WRITE command to a different bank is allowed during a concurrent auto precharge as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are precharged. In the case where only one bank is precharged, inputs BA[2:0] select the bank; otherwise, BA[2:0] are treated as "Don't Care".

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is treated as a NOP if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period is determined by the last PRECHARGE command issued to the bank.

#### REFRESH

The REFRESH command is used during normal operation of the DRAM and is analogous to CAS#-before-RAS# (CBR) refresh or auto refresh. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command. The DRAM requires REFRESH cycles at an average interval of 7.8us (maximum when  $T_c \leq 85^{\circ}$  or 3.9us maximum when  $T_c \leq 95^{\circ}$ ). The REFRESH period begins when the REFRESH command is registered and ends tRFC (MIN) later.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight REFRESH commands can be posted to any given DRAM, meaning that the maximum absolute interval between any REFRESH command and the next REFRESH command is nine times the maximum average interval refresh rate. Self refresh may be entered with up to eight REFRESH commands being posted. After exiting self refresh (when entered with posted REFRESH commands), additional posting of REFRESH commands is allowed to the extent that the maximum number of cumulative posted REFRESH commands (both preand post-self refresh) does not exceed eight REFRESH commands.

At any given time, a maximum of 16 REFRESH commands can be issued within 2 x tREFI.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 4-29: Refresh Mode

### NOTES:

- 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during the PRECHARGE, ACTIVATE, and REFRESH commands, but may be inactive at other times (see section: Power-Down Mode).
- 2. The second REFRESH is not required, but two back-to-back REFRESH commands are shown.
- 3. "Don't Care" if A10 is HIGH at this point; however, A10 must be HIGH if more than one bank is active (must precharge all active banks).
- 4. For operations shown, DM, DQ, and DQS signals are all "Don't Care"/High-Z.
- 5. Only NOP and DES commands are allowed after a REFRESH command and until tRFC (MIN) is satisfied.

## SELF REFRESH

The SELF REFRESH command is used to retain data in the DRAM, even if the rest of the system is powered down. When in self refresh mode, the DRAM retains data without external clocking. Self refresh mode is also a convenient method used to enable/disable the DLL as well as to change the clock frequency within the allowed synchronous operating range (see section: Input Clock Frequency Change). All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during self refresh mode operation. All power supply inputs (including VREFCA and VREFDQ may float or not drive VDDQ/2 while in self refresh mode under the following conditions: • VSS < VREFDQ < VDD is maintained

- VREFDQ is valid and stable prior to CKE going back HIGH
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid
- All other self refresh mode exit timing requirements are met

### **DLL Disable Mode**

If the DLL is disabled by the mode register (MR1[0] can be switched during initialization or later), the DRAM is targeted, but not guaranteed, to operate similarly to the normal mode, with a few notable exceptions:

- The DRAM supports only one value of CAS latency (CL = 6) and one value of CAS WRITE latency (CWL = 6).
- DLL disable mode affects the read data clock-to-data strobe relationship (tDQSCK), but not the read data-to-data strobe relationship (tDQSQ, tQH). Special attention is required to line up the read data with the controller time domain when the DLL is disabled.
- In normal operation (DLL on), tDQSCK starts from the rising clock edge AL + CL cycles after the READ command. In DLL disable mode, tDQSCK starts AL + CL 1 cycles after the READ command. Additionally, with the DLL disabled, the value of tDQSCK could be larger than tCK.

The ODT feature (including dynamic ODT) is not supported during DLL disable mode. The ODT resistors must be disabled by continuously registering the ODT ball LOW by programming RTT,nom MR1[9, 6, 2] and RTT(WR) MR2[10, 9] to 0 while in the DLL disable mode.

Specific steps must be followed to switch between the DLL enable and DLL disable modes due to a gap in the allowed clock rates between the two modes (tCK [AVG] MAX and tCK [DLL\_DIS] MIN, respectively). The only time the clock is allowed to cross this clock rate gap is during self refresh mode. Thus, the required procedure for switching from the DLL enable mode to the DLL disable mode is to change frequency during self refresh:

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT,nom and RTT(WR) are High-Z), set MR1[0] to 1 to disable the DLL.
- 2. Enter self refresh mode after tMOD has been satisfied.
- 3. After tCKSRE is satisfied, change the frequency to the desired clock rate.
- 4. Self refresh may be exited when the clock is stable with the new frequency for tCKSRX. After tXS is satisfied, update the mode registers with appropriate values.
- 5. The DRAM will be ready for its next command in the DLL disable mode after the greater of tMRD or tMOD has been satisfied. A ZQCL command should be issued with appropriate timings met.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

Indicates break

in time scale

Don't Care



Figure 4-30: DLL Enable Mode to DLL Disable Mode

### NOTES:

- 1. Any valid command.
- 2. Disable DLL by setting MR1[0] to 1.
- 3. Enter SELF REFRESH.
- 4. Exit SELF REFRESH.
- 5. Update the mode registers with the DLL disable parameters setting.
- 6. Starting with the idle state, RTT is in the High-Z state.
- 7. Change frequency.
- 8. Clock must be stable tCKSRX.
- 9. Static LOW in the case that RTT, nom or RTT(WR) is enabled; otherwise, static LOW or HIGH.

A similar procedure is required for switching from the DLL disable mode back to the DLL enable mode. This also requires changing the frequency during self refresh mode (see Figure 4-31).

- 1. Starting from the idle state (all banks are precharged, all timings are fulfilled, ODT is turned off, and RTT,nom and RTT(WR) are High-Z), enter self refresh mode.
- 2. After tCKSRE is satisfied, change the frequency to the new clock rate.
- 3. Self refresh may be exited when the clock is stable with the new frequency for tCKSRX. After tXS is satisfied, update the mode registers with the appropriate values. At a minimum, set MR1[0] to 0 to enable the DLL. Wait tMRD, then set MR0[8] to 1 to enable DLL RESET.
- 4. After another tMRD delay is satisfied, update the remaining mode registers with the appropriate values.
- 5. The DRAM will be ready for its next command in the DLL enable mode after the greater of tMRD or tMOD has been satisfied. However, before applying any command or function requiring a locked DLL, a delay of tDLLK after DLL RESET must be satisfied. A ZQCL command should be issued with the appropriate timings met.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-31: DLL Disable Mode to DLL Enable Mode

### NOTES:

- 1. Enter SELF REFRESH.
- 2. Exit SELF REFRESH.
- 3. Wait tXS, then set MR1[0] to 0 to enable DLL.
- 4. Wait tMRD, then set MR0[8] to 1 to begin DLL RESET.
- 5. Wait tMRD, update registers (CL, CWL, and write recovery may be necessary).
- 6. Wait tMOD, any valid command.
- 7. Starting with the idle state.
- 8. Change frequency.
- 9. Clock must be stable at least tCKSRX.
- 10. Static LOW in the case that RTT, nom or RTT(WR) is enabled; otherwise, static LOW or HIGH.

The clock frequency range for the DLL disable mode is specified by the parameter tCK (DLL\_DIS). Due to latency counter and timing restrictions, only CL = 6 and CWL = 6 are supported.

DLL disable mode will affect the read data clock to data strobe relationship (tDQSCK) but not the data strobe to data relationship (tDQSQ, tQH). Special attention is needed to line up read data to the controller time domain.

Compared to the DLL on mode where tDQSCK starts from the rising clock edge AL + CL cycles after the READ command, the DLL disable mode tDQSCK starts AL + CL - 1 cycles after the READ command.

WRITE operations function similarly between the DLL enable and DLL disable modes; however, ODT functionality is not allowed with DLL disable mode.



Figure 4-32: DLL Disable Tdqsck

XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+

### 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-68: READ Electrical Characteristics, DLL Disable Mode

Parameter	Symbol	Min	Max	Unit	
Access window of DQS from CK, CK#	tDQSCK (DLL_DIS)	1	10	ns	

## Input Clock Frequency Change

When the DDR3(L) SDRAM is initialized, the clock must be stable during most normal states of operation. This means that after the clock frequency has been set to the stable state, the clock period is not allowed to deviate, except for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications.

The input clock frequency can be changed from one stable clock rate to another under two conditions: self refresh mode and precharge power-down mode. It is illegal to change the clock frequency outside of those two modes. For the self refresh mode condition, when the DDR3(L) SDRAM has been successfully placed into self refresh mode and tCKSRE has been satisfied, the state of the clock becomes a "Don't Care" When the clock becomes a "Don't Care," changing the clock frequency is permissible if the new clock frequency is stable prior to tCKSRX. When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met.

The precharge power-down mode condition is when the DDR3(L) SDRAM is in precharge power-down mode (either fast exit mode or slow exit mode). Either ODT must be at a logic LOW or RTT,nom and RTT(WR) must be disabled via MR1 and MR2. This ensures RTT,nom and RTT(WR) are in an off state prior to entering precharge power-down mode, and CKE must be at a logic LOW. A minimum of tCKSRE must occur after CKE goes LOW before the clock frequency can change. The DDR3(L) SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade (tCK [AVG] MIN to tCK [AVG] MAX). During the input clock frequency change, CKE must be held at a stable LOW level. When the input clock frequency is changed, a stable clock must be provided to the DRAM tCKSRX before precharge power-down may be exited. After precharge power-down is exited and tXP has been satisfied, the DLL must be reset via the MRS. Depending on the new clock frequency, additional MRS commands may need to be issued. During the DLL lock time, RTT,nom and RTT(WR) must remain in an off state. After the DLL lock time, the DRAM is ready to operate with a new clock frequency.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 4-33: Change Frequency During Precharge Power-Down

#### NOTES:

- 1. Applicable for both SLOW-EXIT and FAST-EXIT precharge power-down modes.
- 2. tAOFPD and tAOF must be satisfied and outputs High-Z prior to T1 (see section: On-Die Termination (ODT) for exact requirements).
- 3. If the R<sub>TT,nom</sub> feature was enabled in the mode register prior to entering precharge power-down mode, the ODT signal must be continuously registered LOW, ensuring R<sub>TT</sub> is in an off state. If the R<sub>TT,nom</sub> feature was disabled in the mode register prior to entering precharge power-down mode, R<sub>TT</sub> will remain in the off state. The ODT signal can be registered LOW or HIGH in this case.

## Write Leveling

For better signal integrity, DDR3(L) SDRAM memory modules have adopted fly-by topology for the commands, addresses, control signals, and clocks. Write leveling is a scheme for the memory controller to adjust or de-skew the DQS strobe (DQS, DQS#) to CK relationship at the DRAM with a simple feedback feature provided by the DRAM. Write leveling is generally used as part of the initialization process, if required. For normal DRAM operation, this feature must be disabled. This is the only DRAM operation where the DQS functions as an input (to capture the incoming clock) and the DQ function as outputs (to report the state of the clock). Note that nonstandard ODT schemes are required.

The memory controller using the write leveling procedure must have adjustable delay settings on its DQS strobe to align the rising edge of DQS to the clock at the DRAM pins. This is accomplished when the DRAM asynchronously feeds back the CK status via the DQ bus and samples with the rising edge of DQS. The controller repeatedly delays the DQS strobe until a CK transition from 0 to 1 is detected. The DQS delay established by this procedure helps ensure tDQSS, tDSS, and tDSH specifications in systems that use fly-by topology by de-skewing the trace length mismatch. A conceptual timing of this procedure is shown in Figure 4-34.



Figure 4-34: Write Leveling Concept

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

When write leveling is enabled, the rising edge of DQS samples CK, and the prime DQ outputs the sampled CK's status.

The write leveling mode register interacts with other mode registers to correctly configure the write leveling functionality. Besides using MR1[7] to disable/enable write leveling, MR1[12] must be used to enable/disable the output buffers. The ODT value, burst length, and so forth need to be selected as well. This interaction is shown in Table 4-69. It should also be noted that when the outputs are enabled during write leveling mode, the DQS buffers are set as inputs, and the DQ are set as outputs. Additionally, during write leveling mode, only the DQS strobe terminations are activated and deactivated via the ODT ball. The DQ remain disabled and are not affected by the ODT ball.

# Table 4-69: WriteLeveling Matrix Note 1 applies to the entire table

MR1[7]	MR1[12]	MR1	DDAM	DR	AM			
		[2, 6, 9]	DRAM	R <sub>TT,nom</sub>		DRAM State	Case	Notes
Write	Output	R <sub>TT,nom</sub>	ODT					
Leveling	Buffers	Value	Ball	Ball	24			
Disabled		See normal operations		Write leveling not enabled	0			
Cisabled (1) (1) Enabled (0)						DQS not receiving: not terminated		
		N/A	Low	Off		Prime DQ High-Z: not terminated	1	
	Disabled					Other DQ High-Z: not terminated		2
	(1)	20Ω,30Ω,				DQS not receiving: terminated by $R_{TT}$		
		40Ω,60Ω, or 120Ω	High	On	Off	Prime DQ High-Z: not terminated	2	
						DQS receiving: not terminated		
		N/A	N/A Low	Off		Prime DQ driving CK state: not terminated	3	
	Enabled (0)					Other DQ driving LOW: not terminated		3
						DQS receiving: terminated by $R_{TT}$		
		40Ω,60Ω,	High On	On	1	Prime DQ driving CK state: not terminated	4	
		or 120Ω				Other DQ driving LOW: not terminated		

### Notes:

- 1. Expected usage if used during write leveling: Case 1 may be used when DRAM are on a dual-rank module and on the rank not being leveled or on any rank of a module not being leveled on a multislot system. Case 2 may be used when DRAM are on any rank of a module not being leveled on a multislot system. Case 3 is generally not used. Case 4 is generally used when DRAM are on DRAM are on the rank that is being leveled.
- 2. Since the DRAM DQS is not being driven (MR1[12] = 1), DQS ignores the input strobe, and all R<sub>TT,nom</sub> values are allowed. This simulates a normal standby state to DQS.

3. Since the DRAM DQS is being driven (MR1[12] = 0), DQS captures the input strobe, and only some  $R_{TT,nom}$  values are allowed. This simulates a normal write state to DQS.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Write Leveling Procedure

A memory controller initiates the DRAM write leveling mode by setting MR1[7] to 1, assuming the other programable features (MR0, MR1, MR2, and MR3) are first set and the DLL is fully reset and locked. The DQ balls enter the write leveling mode going from a High-Z state to an undefined driving state, so the DQ bus should not be driven. During write leveling mode, only the NOP or DES commands are allowed. The memory controller should attempt to level only one rank at a time; thus, the outputs of other ranks should be disabled by setting MR1[12] to 1 in the other ranks. The memory controller may assert ODT after a tMOD delay, as the DRAM will be ready to process the ODT transition. ODT should be turned on prior to DQS being driven LOW by at least ODTLon delay (WL - 2 tCK), provided it does not violate the aforementioned tMOD delay requirement.

The memory controller may drive DQS LOW and DQS# HIGH after tWLDQSEN has been satisfied. The controller may begin to toggle DQS after tWLMRD (one DQS toggle is DQS transitioning from a LOW state to a HIGH state with DQS# transitioning from a HIGH state to a LOW state, then both transition back to their original states). At a minimum, ODTLon and tAON must be satisfied at least one clock prior to DQS toggling.

After tWLMRD and a DQS LOW preamble (tWPRE) have been satisfied, the memory controller may provide either a single DQS toggle or multiple DQS toggles to sample CK for a given DQS-to-CK skew. Each DQS toggle must not violate tDQSL (MIN) and tDQSH (MIN) specifications. tDQSL (MAX) and tDQSH (MAX) specifications are not applicable during write leveling mode. The DQS must be able to distinguish the CK's rising edge within tWLS and tWLH. The prime DQ will output the CK's status asynchronously from the associated DQS rising edge CK capture within tWLO. The remaining DQ that always drive LOW when DQS is toggling must be LOW within tWLOE after the first tWLO is satisfied (the prime DQ going LOW). As previously noted, DQS is an input and not an output during this process. Figure 4-35 depicts the basic timing parameters for the overall write leveling procedure.

The memory controller will most likely sample each applicable prime DQ state and determine whether to increment or decrement its DQS delay setting. After the memory controller performs enough DQS toggles to detect the CK's 0-to-1 transition, the memory controller should lock the DQS delay setting for that DRAM. After locking the DQS setting is locked, leveling for the rank will have been achieved, and the write leveling mode for the rank should be disabled or reprogrammed (if write leveling of another rank follows).

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 4-35: Write Leveling Sequence

### NOTES:

- 1. MRS: Load MR1 to enter write leveling mode.
- 2. NOP: NOP or DES.

XIN 🕱 CUN

- 3. DQS, DQS# needs to fulfill minimum pulse width requirements tDQSH (MIN) and tDQSL (MIN) as defined for regular writes. The maximum pulse width is system-dependent.
- 4. Differential DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. The solid line represents DQS; the dotted line represents DQS#.
- 5. DRAM drives leveling feedback on a prime DQ. The remaining DQ are driven LOW and remain in this state throughout the leveling procedure.

### Write Leveling Mode Exit Procedure

After the DRAM are leveled, they must exit from write leveling mode before the normal mode can be used. Figure4-36 depicts a general procedure for exiting write leveling mode. After the last rising DQS (capturing a 1 at T0), the memory controller should stop driving the DQS signals after tWLO (MAX) delay plus enough delay to enable the memory controller to capture the applicable prime DQ state (at ~Tb0). The DQ balls become undefined when DQS no longer remains LOW, and they remain undefined until tMOD after the MRS command (at Te1).

The ODT input should be de-asserted LOW such that ODTLoff (MIN) expires after the DQS is no longer driving LOW. When ODT LOW satisfies tIS, ODT must be kept LOW (at ~Tb0) until the DRAM is ready for either another rank to be leveled or until the normal mode can be used. After DQS termination is switched off, write level mode should be disabled via the MRS command (at Tc2). After tMOD is satisfied (at Te1), any valid command may be registered by the DRAM. Some MRS commands may be issued after tMRD (at Td1).
## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-36: Write Leveling Exit Procedure

## NOTE:

1. The DQ result, = 1, between Ta0 and Tc0, is a result of the DQS, DQS# signals capturing CK HIGH just after the T0 state. **Initialization** 

The following sequence is required for power-up and initialization, as shown in Figure 4-37:

1. Apply power. RESET# is recommended to be below 0.2 × V<sub>DDQ</sub> during power ramp to ensure the outputs remain disabled (High-Z) and ODT off (R<sub>TT</sub> is also High-Z).

All other inputs, including ODT, may be undefined.

During power-up, either of the following conditions may exist and must be met:

- Condition A:
  - VDD and VDDQ are driven from a single-power converter output and are ramped with a maximum delta voltage between them of ∆V ≤ 300mV. Slope reversal of any power supply signal is allowed. The voltage levels on all balls other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side, and must be greater than or equal to VSSQ and VSS on the other side.
  - Both VDD and VDDQ power supplies ramp to VDD,min and VDDQ,min within tVDDPR = 200ms.
  - VREFDQ tracks VDD × 0.5, VREFCA tracks VDD × 0.5.
  - VTT is limited to 0.95V when the power ramp is complete and is not applied directly to the device;

however, tVTD should be greater than or equal to 0 to avoid device latchup.

- Condition B:
  - $V_{DD}$  may be applied before or at the same time as  $V_{DDQ}$ .
  - VDDQ may be applied before or at the same time as VTT, VREFDQ, and VREFCA.
  - No slope reversals are allowed in the power supply ramp for this condition.
- 2. Until stable power, maintain RESET# LOW to ensure the outputs remain disabled (High-Z). After the power is stable, RESET# must be LOW for at least 200us to begin the initialization process. ODT will remain in the High-Z state while RESET# is LOW and until CKE is registered HIGH.
- 3. CKE must be LOW 10ns prior to RESET# transitioning HIGH.
- 4. After RESET# transitions HIGH, wait 500us (minus one clock) with CKE LOW.

# XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

- 5. After the CKE LOW time, CKE may be brought HIGH (synchronously) and only NOP or DES commands may be issued. The clock must be present and valid for at least 10ns (and a minimum of five clocks) and ODT must be driven LOW at least tIS prior to CKE being registered HIGH. When CKE is registered HIGH, it must be continuously registered HIGH until the full initialization process is complete.
- 6. After CKE is registered HIGH and after tXPR has been satisfied, MRS commands may be issued. Issue an MRS (LOAD MODE) command to MR2 with the applicable settings (provide LOW to BA2 and BA0 and HIGH to BA1).
- 7. Issue an MRS command to MR3 with the applicable settings.
- 8. Issue an MRS command to MR1 with the applicable settings, including enabling the DLL and configuring ODT.
- 9. Issue an MRS command to MR0 with the applicable settings, including a DLL RESET command. tDLLK (512) cycles of clock input are required to lock the DLL.
- 10. Issue a ZQCL command to calibrate RTT and RON values for the process voltage temperature (PVT). Prior to normal operation, tZQinit must be satisfied.
- 11. When tDLLK and tZQinit have been satisfied, the DDR3(L) SDRAM will be ready for normal operation.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-37: Initialization Sequence

# Voltage Initialization / Change

If the SDRAM is powered up and initialized for the 1.35V operating voltage range, voltage can be increased to the 1.5V operating range provided the following conditions aremet (See Figure 4-38):

• Just prior to increasing the 1.35V operating voltages, no further commands are issued, other than NOPs or COMMAND INHIBITS, and all banks are in the precharge state.

- The 1.5V operating voltages are stable prior to issuing new commands, other than NOPs or COMMAND INHIBITS.
- The DLL is reset and relocked after the 1.5V operating voltages are stable and prior to any READ command.
- The ZQ calibration is performed. tZQinit must be satisfied after the 1.5V operating voltages are stable and prior to any READ command.

If the SDRAM is powered up and initialized for the 1.5V operating voltage range, voltage can be reduced to the 1.35V operation range provided the following conditions are met (See Figure 4-38):

• Just prior to reducing the 1.5V operating voltages, no further commands are issued, other than NOPs or COMMAND INHIBITS, and all banks are in the precharge state.

- The 1.35V operating voltages are stable prior to issuing new commands, other than NOPs or COMMAND INHIBITS.
- The DLL is reset and relocked after the 1.35V operating voltages are stable and prior to any READ command.
- The ZQ calibration is performed. tZQinit must be satisfied after the 1.35V operating voltages are stable and prior to any READ command.

# V<sub>DD</sub> Voltage Switching

After the DDR3(L) DRAM is powered up and initialized, the power supply can be altered between the DDR3L and DDR3 levels, provided the sequence in Figure 4-38 is maintained.



Figure 4-38: V<sub>DD</sub> Voltage Switching

## NOTE:

1. From time point Td until Tk, NOP or DES commands must be applied between MRS and ZQCL commands.

# **Mode Registers**

Mode registers (MR0–MR3) are used to define various modes of programmable operations of the DDR3(L) SDRAM. A mode register is programmed via the mode register set (MRS) command during initialization, and it retains the stored information (except for MR0[8], which is self-clearing) until it is reprogrammed, RESET# goes LOW, the device loses power.

Contents of a mode register can be altered by re-executing the MRS command. Even if the user wants to modify only a subset of the mode register's variables, all variables must be programmed when the MRS command is issued. Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The MRS command can only be issued (or re-issued) when all banks are idle and in the precharged state (tRP is satisfied and no data bursts are in progress). After an MRS command has been issued, two parameters must be satisfied: tMRD and tMOD. The controller must wait tMRD before initiating any subsequent MRS commands.



Figure 4-39: MRS to MRS Command Timing (tMRD)

# NOTES:

1. Prior to issuing the MRS command, all banks must be idle and precharged, tRP (MIN) must be satisfied, and no data bursts can be in progress.

- 2. tMRD specifies the MRS to MRS command minimum cycle time.
- 3. CKE must be registered HIGH from the MRS command until tMRSPDEN (MIN) (see Power-Down Mode).
- 4. For a CAS latency change, tXPDLL timing must be met before any non-MRS command.

The controller must also wait tMOD before initiating any non-MRS commands (excluding NOP and DES). The DRAM requires tMOD in order to update the requested features, with the exception of DLL RESET, which requires additional time. Until tMOD has been satisfied, the updated features are to be assumed unavailable.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 4-40: MRS to nonMRS Command Timing (tMOD)

## NOTES:

- 1. Prior to issuing the MRS command, all banks must be idle (they must be precharged, tRP must be satisfied, and no data bursts can be in progress).
- 2. Prior to Ta2 when tMOD (MIN) is being satisfied, no commands (except NOP/DES) may be issued.
- 3. If RTT was previously enabled, ODT must be registered LOW at T0 so that ODTL is satisfied prior to Ta1. ODT must also be registered LOW at each rising CK edge from T0 until tMODmin is satisfied at Ta2.
- 4. CKE must be registered HIGH from the MRS command until tMRSPDEN (MIN), at which time power-down may occur (see Power-Down Mode).

# Mode Register 0 (MR0)

The base register, mode register 0 (MR0), is used to define various DDR3(L) SDRAM modes of operation. These definitions include the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and precharge power-down mode (see Figure 4-41).

### Burst Length

Burst length is defined by MR0[1:0]. Read and write accesses to the DDR3(L) SDRAM are burst-oriented, with the burst length being programmable to 4 (chop mode), 8 (fixed mode), or selectable using A12 during a READ/WRITE command (on-the-fly). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. When MR0[1:0] is set to 01 during a READ/WRITE command, if A12 = 0, then BC4 (chop) mode is selected. If A12 = 1, then BL8 mode is selected. Specific timing diagrams, and turnaround between READ/WRITE, are shown in the READ/WRITE sections of this document.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A[*i*:2] when the burst length is set to 4 and by A[*i*:3] when the burst length is set to 8 (where A*i* is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.



Figure 4-41: Mode Register 0 (MR0) Definitions

## NOTE:

1. MR0[18, 15;13, 7] are reserved for future use and must be programmed to 0.

# Burst Type

Accesses within a given burst can be programmed to either a sequential or an interleaved order. The burst type is selected via MR0[3] (see Figure 4-41). The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address. DDR3(L) only supports 4-bit burst chop and 8-bit burst access modes. Full interleave address ordering is supported for READs, while WRITEs are restricted to nibble (BC4) or word (BL8) boundaries.

#### Table 4-70: Burst Order

Burst Length	READ/ WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved (Decimal)	Notes
		000	0, 1, 2, 3, Z, Z, Z, Z	0, 1, 2, 3, Z, Z, Z, Z	1, 2
		0 0 1	1, 2, 3, 0, Z, Z, Z, Z	1, 0, 3, 2, Z, Z, Z, Z	1, 2
		010	2, 3, 0, 1, Z, Z, Z, Z	2, 3, 0, 1, Z, Z, Z, Z	1, 2
		011	3, 0, 1, 2, Z, Z, Z, Z	3, 2, 1, 0, Z, Z, Z, Z	1, 2
<b>A</b> ( -   )	READ	100	4, 5, 6, 7, Z, Z, Z, Z	4, 5, 6, 7, Z, Z, Z, Z	1, 2
4 (cnop)		101	5, 6, 7, 4, Z, Z, Z, Z	5, 4, 7, 6, Z, Z, Z, Z	1, 2
		110	6, 7, 4, 5, Z, Z, Z, Z	6, 7, 4, 5, Z, Z, Z, Z	1, 2
		111	7, 4, 5, 6, Z, Z, Z, Z	7, 6, 5, 4, Z, Z, Z, Z	1, 2
	MOITE	0 V V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	1, 3, 4
	WRITE	1 V V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	1, 3, 4
		000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1
		0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	1
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	1
		011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	1
8 (fixed)	READ	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	1
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	1
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	1
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	1, 3

### NotesS:

1. Internal READ and WRITE operations start at the same point in time for BC4 as they do for BL8.

2. Z = Data and strobe output drivers are in tri-state.

3. V = A valid logic level (0 or 1), but the respective input buffer ignores level-on input pins.

4. X = "Don't Care".

## DLL RESET

DLL RESET is defined by MR0[8] (see Figure 4-41). Programming MR0[8] to 1 activates the DLL RESET function. MR0[8] is self-clearing, meaning it returns to a value of 0 after the DLL RESET function has been initiated.

Anytime the DLL RESET function is initiated, CKE must be HIGH and the clock held stable for 512 (tDLLK) clock cycles before a READ command can be issued. This is to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization can result in invalid output timing specifications, such as tDQSCK timings.

#### Write Recovery

WRITE recovery time is defined by MR0[11:9] (see Figure 4-41). Write recovery values of 5, 6, 7, 8, 10, or 12 can be used by programming MR0[11:9]. The user is required to program the correct value of write recovery, which is calculated by dividing tWR (ns) by tCK (ns) and rounding up a noninteger value to the next integer: WR (cycles) = roundup (tWR [ns]/tCK [ns]).

# Precharge Power-Down (Precharge PD)

The precharge power-down (PD) bit applies only when precharge power-down mode is being used. When MR0[12] is set to 0, the DLL is off during precharge power-down, providing a lower standby current mode; however, tXPDLL must be satisfied when exiting. When MR0[12] is set to 1, the DLL continues to run during precharge power-down mode to enable a faster exit of precharge power-down mode; however, tXP must be satisfied when exiting (see section: Power-Down Mode ).

# CAS Latency (CL)

CAS latency (CL) is defined by MR0[6:4], as shown in Figure 4-41. CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. CL can be set to 5 through 14. DDR3(L) SDRAM do not support half-clock latencies.

Examples of CL = 6 and CL = 8 are shown below. If an internal READ command is regis-tered at clock edge n, and the CAS latency is m clocks, the data will be available nominally coincident with clock edge n + m. See Speed Bin Table for the CLs supported at various operating frequencies.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM



## NOTES:

1. For illustration purposes, only CL = 6 and CL = 8 are shown. Other CL values are possible.

2. Shown with nominal tDQSCK and nominal tDSDQ.

# Mode Register 1 (MR1)

The mode register 1 (MR1) controls additional features and functions not available in the other mode registers: Q

OFF (OUTPUT DISABLE) ), DLL ENABLE/DLL DISABLE, R<sub>TT,nom</sub> value (ODT), WRITE LEVELING, POSTED CAS ADDITIVE latency, and OUTPUT DRIVE STRENGTH. These functions are controlled via the bits shown in

Figure 4-43. The MR1 register is programmed via the MRS command and retains the stored information until it

is reprogrammed, RESET# goes LOW, or the device loses power. Reprogramming the MR1 register will not alter

the contents of the memory array, provided it is reprogrammed correctly.

The MR1 register must be loaded when all banks are idle and no bursts are in progress. The controller must satisfy the specified timing parameters tMRD and tMOD before initiating a subsequent operation.



### Figure 4-43: Mode Register 1 (MR1) Definition

## NOTES:

- 1. MR1[18, 15:13, 10, 8] are reserved for future use and must be programmed to 0.
- 2. During write leveling, if MR1[7] and MR1[12] are 1, then all  $R_{TT,nom}$  values are available for use.
- 3. During write leveling, if MR1[7] is a 1, but MR1[12] is a 0, then only  $R_{TT,nom}$  write values are available for use.

## DLL ENABLE/DISABLE

The DLL may be enabled or disabled by programming MR1[0] during the LOAD MODE command (see Figure 4-43). The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation, after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the appropriate LOAD MODE command.

If the DLL is enabled prior to entering self refresh mode, the DLL is automatically disabled when entering SELF REFRESH operation and is automatically re-enabled and reset upon exit of the SELF REFRESH operation. If the DLL is disabled prior to entering self refresh mode, the DLL remains disabled, even upon exit of the SELF REFRESH operation until it is re-enabled and reset.

The DRAM is not tested to check—nor does CHIPSIP warrant compliance with—normal mode timings or functionality when the DLL is disabled. An attempt has been made to have the DRAM operate in the normal mode where reasonably possible when the DLL has been disabled; however, by industry standard, a few known exceptions are defined:

• ODT is not allowed to be used.

• The output data is no longer edge-aligned to the clock.

• CL and CWL can only be six clocks.

When the DLL is disabled, timing and functionality can vary from the normal operation specifications when the DLL is enabled (see section: DLL Disable Mode). Disabling the DLL also implies the need to change the clock frequency (see section: Input Clock Frequency Change).

## **Output Drive Strength**

The DDR3(L) SDRAM uses a programmable impedance output buffer. The drive strength mode register setting is defined by MR1[5, 1]. RZQ/7 ( $34\Omega$  [NOM]) is the primary output driver impedance setting for DDR3(L) SDRAM devices. To calibrate the output driver impedance, an external precision resistor (RZQ) is connected between the ZQ ball and V<sub>SSQ</sub>. The value of the resistor must be  $240\Omega\pm1\%$ .

The output impedance is set during initialization. Additional impedance calibration updates do not affect device operation, and all data sheet timings and current specifications are met during an update.

To meet the  $34\Omega$  specification, the output drive strength must be set to  $34\Omega$  during initialization. To obtain a calibrated output driver impedance after power-up, the DDR3(L) SDRAM needs a calibration command that is part of the initialization and reset procedure.

#### **OUTPUT ENABLE/DISABLE**

The OUTPUT ENABLE/DISABLE function is defined by MR1[12] (see Figure 4-43). When enabled (MR1[12] = 0), all outputs (DQ, DQS, DQS#) function when in the normal mode of operation. When disabled (MR1[12] = 1), all DDR3(L) SDRAM outputs (DQ and DQS, DQS#) are High-Z. The output disable feature is intended to be used during IDD characterization of the READ current and during tDQSS margining (write leveling) only.

## **On-Die Termination (ODT)**

ODT resistance  $R_{TT,nom}$  is defined by MR1[9, 6, 2] (see Figure 4-43). The  $R_{TT}$  termination value applies to the DQ, DM, DQS, DQS# balls. DDR3(L) supports multiple  $R_{TT}$  termination values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 240 $\Omega$ .

Unlike DDR3(L) ODT must be turned off prior to reading data out and must remain off during a READ burst. RTT,nom termination is allowed any time after the DRAM is initialized, calibrated, and not performing read accesses, or when it is not in self refresh mode. Additionally, write accesses with dynamic ODT (RTT(WR)) enabled temporarily replaces RTT, nom with RTT(WR).

The actual effective termination, RTT(EFF), may be different from RTT targeted due to nonlinearity of the termination. For RTT(EFF) values and calculations, (see section: On-Die Termination (ODT)).

The ODT feature is designed to improve signal integrity of the memory channel by enabling the DDR3(L) SDRAM controller to independently turn on/off ODT for any or all devices. The ODT input control pin is used to determine when RTT is turned on (ODTLon) and off (ODTLoff), assuming ODT has been enabled via MR1[9, 6, 2].

Timings for ODT are detailed in On-Die Termination (ODT).

#### WRITE LEVELING

The WRITE LEVELING function is enabled by MR1[7] (see Figure 4-43). Write leveling is used (during initialization) to deskew the DQS strobe to clock offset as a result of fly-by topology designs. For better signal integrity, DDR3(L) SDRAM memory modules adopted fly-by topology for the commands, addresses, control signals, and clocks.

The fly-by topology benefits from a reduced number of stubs and their lengths. However, fly-by topology induces flight time skews between the clock and DQS strobe (and DQ) at each DRAM on the DIMM. Controllers will have a difficult time maintaining tDQSS, tDSS, and tDSH specifications without supporting write leveling in systems that use fly-by topology-based modules. Write leveling timing and detailed operation information is provided in Write Leveling.

## Posted CAS Additive Latency (AL)

Posted CAS additive latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR3(L) SDRAM. MR1[4, 3] define the value of AL (see Figure 4-44). MR1[4, 3] enable the user to program the DDR3(L) SDRAM with AL = 0, CL - 1, or CL - 2.

With this feature, the DDR3(L) SDRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank prior to tRCD (MIN). The only restriction is ACTIVATE to READ or WRITE + AL  $\geq$  tRCD (MIN) must be satisfied. Assuming tRCD (MIN) = CL, a typical application using this feature sets AL = CL - 1tCK = tRCD (MIN) – 1tCK. The READ or WRITE command is held for the time of the AL before it is released internally to the DDR3(L) SDRAM device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL), RL = AL + CL. WRITE latency (WL) is the sum of CAS WRITE latency and AL, WL = AL + CWL (see section: Mode Register 2 (MR2)). Examples of READ and WRITE latencies are shown in Figure 4-44 and Figure 4-46.



Figure 4-44: READ Latency (AL = 5, CL = 6)

# Mode Register 2 (MR2)

The mode register 2 (MR2) controls additional functions and features not available in the other mode registers. These additional functions are CAS WRITE latency (CWL), AUTO SELF REFRESH (ASR), SELF REFRESH TEMPERATURE (SRT), and DYNAMIC ODT ( $R_{TT(WR)}$ ). These functions are controlled via the bits shown in Figure 4-45. MR2 is programmed via the MRS command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the MR2 register will not alter the contents of the memory array, provided it is reprogrammed correctly. The MR2 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time tMRD and tMOD before initiating a subsequent operation.



Figure 4-45: Mode Register 2 (MR2) Definition

# NOTE:

1. MR2[18, 15:11, 8, and 2:0] are reserved for future use and must all be programmed to 0.

# CAS WRITE Latency (CWL)

CWL is defined by MR2[5:3] and is the delay, in clock cycles, from the releasing of the internal write to the latching of the internal write to o the latching of the first data in. CWL must be correctly set to the corresponding operating clock frequency (see Figure 4-45). The overall WRITE latency (WL) is equal to CWL + AL (Figure 4-43).



Figure 4-46: CAS WRITE Latency

# AUTO SELF REFRESH (ASR)

Mode register MR2[6] is used to disable/enable the ASR function. When ASR is disabled, the self refresh mode's refresh rate is assumed to be at the normal  $85^{\circ}$  limit (sometimes referred to as 1x refresh rate). In the disabled mode, ASR requires the user to ensure the DRAM never exceeds T<sub>C</sub> of  $85^{\circ}$  while in self refresh unless the user enables the SRT feature listed below when the T<sub>C</sub> is between  $85^{\circ}$  and  $95^{\circ}$ .

Enabling ASR assumes the DRAM self refresh rate is changed automatically from 1x to 2x when the case temperature exceeds 85°C. This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode.

The standard self refresh current test specifies test conditions for normal temperature (85℃) only, m eaning that if ASR is enabled, the standard self refresh current specifications do not apply (see section: Extended Temperature Usage).

# SELF REFRESH TEMPERATURE (SRT)

Mode register MR2[7] is used to disable/enable the SRT function. When SRT is disabled, the self refresh mode's refresh rate is assumed to be at the normal 85°C limit (sometimes referred to as 1x refresh rate). In the disabled mode, SRT requires the user to ensure the DRAM never exceeds a  $T_c$  of 85°C while in self refresh mode, unless the user enables ASR.

When SRT is enabled, the DRAM self refresh is changed internally from 1x to 2x, regardless of  $T_c$ . This enables the user to operate the DRAM beyond the standard 85°C limit up to the optional extended temperature range of 95°C while in self refresh mode. The standard self refresh current test specifies test conditions for normal  $T_c$  (85°C) only, meaning that if SRT is enabled, the standard self refresh current specifications do not apply (see section: Extended Temperature Usage).

# SRT vs.ASR

If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR is required, and both can be disabled throughout operation. However, if the extended temperature option of 95°C is needed, the user is required to provide a 2x refresh rate during (manual) refresh and to enable either the SRT or the ASR to ensure self refresh is performed at the 2x rate.

SRT forces the DRAM to switch the internal self refresh rate from 1x to 2x. Self refresh is performed at the 2x refresh rate regardless of the case temperature.

ASR automatically switches the DRAM's internal self refresh rate from 1x to 2x. However, while in self refresh mode, ASR enables the refresh rate to automatically adjust between 1x and 2x over the supported temperature range. One other disadvantage of ASR is the DRAM cannot always switch from a 1x to 2x refresh rate at an exact case temperature of 85°C. Although the DRAM will support data integrity when it switches from a 1x to 2x refresh rate, it may switch at a lower temperature than 85°C. Since only one mode is necessary, SRT and ASR cannot be enabled at the same time.

# DYNAMIC ODT

The dynamic ODT (R<sub>TT(WR)</sub>) feature is defined by MR2[10, 9]. Dynamic ODT is enabled when a value is selected. This new DDR3(L) SDRAM feature enables the ODT termination resistance value to change without issuing an MRS command, essentially changing the ODT termination on-the-fly.

With dynamic ODT (RTT(WR)) enabled, the DRAM switches from nominal ODT (RTT,nom) to dynamic ODT (RTT(WR)) when beginning a WRITE burst, and subsequently switches back to normal ODT (RTT,nom) at the completion of the WRITE burst. If RTT,nom is disabled, the RTT,nom value will be High-Z. Special timing parameters must be adhered to when dynamic ODT (RTT(WR)) is enabled: ODTLcnw, ODTLcwn4, ODTLcwn8, ODTH4, ODTH8, and tADC.

Dynamic ODT is only applicable during WRITE cycles. If normal ODT (R<sub>TT,nom</sub>) is disabled, dynamic ODT (R<sub>TT(WR</sub>)) is still permitted. R<sub>TT,nom</sub> and R<sub>TT(WR)</sub> can be used independent of one another. Dynamic ODT is not available during write leveling mode, regardless of the state of ODT (R<sub>TT,nom</sub>). For details on dynamic ODT operation, refer to section Dynamic ODT.

# Mode Register 3 (MR3)

The mode register 3 (MR3) controls additional functions and features not available in the other mode registers. Currently defined is the MULTIPURPOSE REGISTER (MPR). This function is controlled via the bits shown in Figure

4-47. The MR3 is programmed via the LOAD MODE command and retains the stored information until it is programmed again or until the device loses power. Reprogramming the MR3 register will not alter the contents of the memory array, provided it is performed correctly. The MR3 register must be loaded when all banks are idle and no data bursts are in progress, and the controller must wait the specified time tMRD and tMOD before initiating a subsequent operation.



#### Figure 4-47: Mode Register 3 (MR3) Definition

## NOTES:

- 1. MR3[18 and 15:3] are reserved for future use and must all be programmed to 0.
- 2. When MPR control is set for normal DRAM operation, MR3[1, 0] will be ignored.
- 3. Intended to be used for READ synchronization.

## MULTIPURPOSE REGISTER (MPR)

The MULTIPURPOSE REGISTER (MPR) function is used to output a predefined system timing calibration bit sequence. Bit 2 is the master bit that enables or disables access to the MPR register, and bits 1 and 0 determine which mode the MPR is placed in. The basic concept of the multipurpose register is shown in Figure 4-48.

If MR3[2] = 0, then MPR access is disabled, and the DRAM operates in normal mode. However, if MR3[2] is a 1, then the DRAM no longer outputs normal read data but outputs MPR data as defined by MR3[0, 1]. If MR3[0, 1] is equal to 00, then a predefined read pattern for system calibration is selected.

To enable the MPR, the MRS command is issued to MR3, and MR3[2] = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks are precharged, and tRP is met). When the MPR is enabled, any subsequent READ or RDAP commands are redirected to the multipurpose register. The resulting operation when either a READ or RDAP command is issued, is defined by MR3[1:0] when the MPR is enabled (see Table 4-72). When the MPR is enabled, only READ or RDAP commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3[2] = 0). Power-down mode, self refresh, and any other non-READ/RDAP commands are not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.



#### Figure 4-48: Multipurpose Register (MPR) Block Diagram

### NOTES:

1. A predefined data pattern can be read out of the MPR with an external READ command.

2. MR3[2] defines whether the data flow comes from the memory core or the MPR. When the data flow is defined, the MPR

contents can be read out continuously with a regular READ or RDAP command.

# XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

MR3[2]	MR3[1:0]	
MPR	MPR READ Function	
0	"Don't Care"	Normal operation, no MPR transaction All subsequent READs come from the DRAM memory array
1	A[1:0] (see Table 4-72)	Enable MPR mode, subsequent READ/RDAP commands defined by bits 1 and 2

#### Table 4-71: MPR Functional Description of MR3 Bits

#### **MPR Functional Description**

XIN 🕱 CUN

The MPR JEDEC definition enables either a prime DQ to output the MPR data with the remaining DQ driven LOW, or all DQ to output the MPR data. The MPR readout supports fixed READ burst and READ burst chop (MRS and OTF via A12/BC#) with regular READ latencies and AC timings applicable, provided the DLL is locked as required.

MPR addressing for a valid MPR read is as follows:

- A[1:0] must be set to 00 as the burst order is fixed per nibble.
- A2 selects the burst order:

- BL8, A2 is set to 0, and the burst order is fixed to 0, 1, 2, 3, 4, 5, 6, 7.

- For burst chop 4 cases, the burst order is switched on the nibble base along with the following:
  - A2 = 0; burst order = 0, 1, 2, 3
  - A2 = 1; burst order = 4, 5, 6, 7

• Burst order bit 0 (the first bit) is assigned to LSB, and burst order bit 7 (the last bit) is assigned to MSB.

- A[9:3] are "Don't Care".
- A10 is "Don't Care".
- A11 is "Don't Care".
- A12: Selects burst chop mode on-the-fly, if enabled within MR0.
- A13 is a "Don't Care".
- BA[2:0] are "Don't Care".

# XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

# MPR Register Address Definitions and Bursting Order

The MPR currently supports a single data format. This data format is a predefined read pattern for system

calibration. The predefined pattern is always a repeating 0– 1 bit pattern.

Examples of the different types of predefined READ pattern bursts are shown in the following figures.

Table 4-72: MPR	<b>Readouts and</b>	<b>Burst Ord</b>	ler Bit	Mapping

MR3[2]	MR3[1:0]	Function	Burst Length	Read A[2:0]	Burst Order and Data Pattern
			BL8	000	Burst order: 0, 1, 2, 3, 4, 5, 6, 7
1	00	READ predefined	BC4	000	Burst order: 0, 1, 2, 3
		calibration	BC4	100	Burst order: 4, 5, 6, 7
			N/A	N/A	N/A
1	01	RFU	N/A	N/A	N/A
			N/A	N/A	N/A
			N/A	N/A	N/A
1	10	RFU	N/A	N/A	N/A
			N/A	N/A	N/A
			N/A	N/A	N/A
1	11	RFU	N/A	N/A	N/A
			N/A	N/A	N/A

### Note:

1. Burst order bit 0 is assigned to LSB, and burst order bit 7 is assigned to MSB of the selected MPR agent.

# XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



# Figure 4-49: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout NOTES:

- 1. READ with BL8 either by MRS or OTF.
- 2. Memory controller must drive 0 on A[2:0].

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



# Figure 4-50: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout NOTES:

- 1. READ with BL8 either by MRS or OTF.
- 2. Memory controller must drive 0 on A[2:0].

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 4-51: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble

## NOTES:

- 1. READ with BC4 either by MRS or OTF.
- 2. Memory controller must drive 0 on A[1:0].
- 3. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .
- 4. A2 = 1 selects upper 4 nibble bits  $4 \dots 7$ .

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



# Figure 4-52: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble NOTES:

- 1. READ with BC4 either by MRS or OTF.
- 2. Memory controller must drive 0 on A[1:0].
- 3. A2 = 1 selects upper 4 nibble bits  $4 \dots 7$ .
- 4. A2 = 0 selects lower 4 nibble bits  $0 \dots 3$ .

## **MPR Read Predefined Pattern**

The predetermined read calibration pattern is a fixed pattern of 0, 1, 0, 1, 0, 1, 0, 1. The following is an example of using the predetermined read calibration pattern. The example is to perform multiple reads from the multipurpose register to do system level read timing calibration based on the predetermined standard pattern.

The following protocol outlines the steps used to perform the read calibration:

- 1. Precharge all banks.
- 2. After tRP is satisfied, set MRS, MR3[2] = 1 and MR3[1:0] = 00. This redirects all subsequent reads and loads the predefined pattern into the MPR. As soon as tMRD and tMOD are satisfied, the MPR is available.
- 3. Data WRITE operations are not allowed until the MPR returns to the normal DRAM state.
- 4. Issue a read with burst order information (all other address pins are "Don't Care"):
  - A[1:0] = 00 (data burst order is fixed starting at nibble)
  - A2 = 0 (for BL8, burst order is fixed as 0, 1, 2, 3, 4, 5, 6, 7)
  - A12 = 1 (use BL8)
- 5. After RL = AL + CL, the DRAM bursts out the predefined read calibration pattern (01010101).
- 6. The memory controller repeats the calibration reads until read data capture at memory controller is optimized.
- 7. After the last MPR READ burst and after tMPRR has been satisfied, issue MRS, MR3[2] = 0, and MR3[1:0] = "Don't Care" to the normal DRAM state. All subsequent read and write accesses will be regular reads and writes from/to the DRAM array.
- 8. When tMRD and tMOD are satisfied from the last MRS, the regular DRAM commands (such as activating a memory bank for regular read or write access) are permitted.

# **MODE REGISTER SET (MRS) Command**

The mode registers are loaded via inputs BA[2:0], A[13:0]. BA[2:0] determine which mode register is programmed:

- BA2 = 0, BA1 = 0, BA0 = 0 for MR0.
- BA2 = 0, BA1 = 0, BA0 = 1 for MR1.
- BA2 = 0, BA1 = 1, BA0 = 0 for MR2.
- BA2 = 0, BA1 = 1, BA0 = 1 for MR3.

The MRS command can only be issued (or re-issued) when all banks are idle and in the precharged state (tRP is satisfied and no data bursts are in progress). The controller must wait the specified time tMRD before initiating a subsequent operation such as an ACTIVATE command (see Figure 4-39). There is also a restriction after issuing an MRS command with regard to when the updated functions become available. This parameter is specified by tMOD. Both tMRD and tMOD parameters are shown in Figure 4-39 and Figure 4-40. Violating either of these requirements will result in unspecified operation.

# **ZQ CALIBRATION Operation**

The ZQ CALIBRATION command is used to calibrate the DRAM output drivers (R<sub>ON</sub>) and ODT values (R<sub>TT</sub>) over process, voltage, and temperature, provided a dedicated  $240\Omega$  (±1%) external resistor is connected from the DRAM's ZQ ball to V<sub>SSQ</sub>.

DDR3(L) SDRAM require a longer time to calibrate R<sub>ON</sub> and ODT at power-up initialization and self refresh exit, and a relatively shorter time to perform periodic calibrations. DDR3(L) SDRAM defines two ZQ CALIBRATION commands: ZQCL and ZQCS. An example of ZQ calibration timing is shown below.

All banks must be precharged and tRP must be met before ZQCL or ZQCS commands can be issued to the DRAM. No other activities (other than issuing another ZQCL or ZQCS command) can be performed on the DRAM channel by the controller for the duration of tZQinit or tZQoper. The quiet time on the DRAM channel helps accurately calibrate RON and ODT. After DRAM calibration is achieved, the DRAM should disable the ZQ ball's current consumption path to reduce power.

ZQ CALIBRATION commands can be issued in parallel to DLL RESET and locking time. Upon self refresh exit, an explicit ZQCL is required if ZQ calibration is desired.

In dual-rank systems that share the ZQ resistor between devices, the controller must not enable overlap of tZQinit, tZQoper, or tZQCS between ranks.

# XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-53: ZQ CALIBRATION Timing (ZQCL and ZQCS)

## NOTES:

- 1. CKE must be continuously registered HIGH during the calibration procedure.
- 2. ODT must be disabled via the ODT signal or the MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be High-Z during calibration.

# ACTIVATE Operation

Before any READ or WRITE commands can be issued to a bank within the DRAM, a row in that bank must be opened (activated). This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row, subject to the tRCD specification. However, if the additive latency is programmed correctly, a READ or WRITE command may be issued prior to tRCD (MIN). In this operation, the DRAM enables a READ or WRITE command to be issued after the ACTIVATE command for that bank, but prior to tRCD (MIN) with the requirement that (ACTIVATE-to-READ/WRITE) + AL ≥ tRCD (MIN) (see Posted CAS Additive Latency). tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles.

When at least one bank is open, any READ-to-READ command delay or WRITE-to-WRITE command delay is restricted to tCCD (MIN).

A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by tRC.

A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by tRRD. No more than four bank ACTIVATE commands may be issued in a given tFAW (MIN) period. and the tRRD (MIN) restriction still applies. The tFAW (MIN) parameter applies, regardless of the number of banks already opened or closed.



Figure 4-54: Example: Meeting tRRD (MIN) and tRCD (MIN)

in time scale



#### Figure 4-55: Example: tFAW

# **READ Operation**

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address is available READ latency (RL) clocks later. RL is defined as the sum of posted CAS additive latency (AL) and CAS latency (CL) (RL = AL + CL). The value of AL and CL is programmable in the mode register via the MRS command. Each subsequent data-out element is valid nominally at the next positive or negative clock edge (that is, at the next crossing of CK and CK#). Figure 4-56 shows an example of RL based on a CL setting of 8 and an AL setting of 0.





## NOTES:

1. DO n = data-out from column n.

2. Subsequent elements of data-out appear in the programmed order following DO *n*.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

DQS, DQS# is driven by the DRAM along with the output data. The initial LOW state on DQS and HIGH state on DQS# is known as the READ preamble (tRPRE). The LOW state on DQS and the HIGH state on DQS#, coincident with the last dataout element, is known as the READ postamble (tRPST). Upon completion of a burst, assuming no other commands have been initiated, the DQ goes High-Z. A detailed explanation of tDQSQ (valid data-out skew), tQH (data-out window hold), and the valid data window are depicted in Figure 4-67. A detailed explanation of tDQSCK (DQS transition skew to CK) is also depicted in Figure 4-67.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued tCCD cycles after the first READ command. This is shown for BL8 in Figure

4-57. If BC4 is enabled, tCCD must still be met, which will cause a gap in the data output, as shown in Figure 4-58. Nonconsecutive READ data is reflected in Figure 4-59. DDR3(L) SDRAM does not allow interrupting or truncating any READ burst.

Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst for BL8 is shown in Figure 4-60 (BC4 is shown in Figure 4-61). To ensure the READ data is completed before the WRITE data is on the bus, the minimum READ-to-WRITE timing is RL + tCCD - WL + 2tCK.

A READ burst may be followed by a PRECHARGE command to the same bank, provided auto precharge is not activated. The minimum READ-to-PRECHARGE command spacing to the same bank is four clocks and must also satisfy a minimum analog time from the READ command. This time is called tRTP (READ-to-PRECHARGE). tRTP starts AL cycles later than the READ command. Examples for BL8 are shown in Figure 4-62 and BC4 in Figure 4-63. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. The PRECHARGE command followed by another PRECHARGE command to the same bank is allowed. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

If A10 is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The DRAM starts an auto precharge operation on the rising edge, which is AL + tRTP cycles after the READ command. DRAM support a tRAS lockout feature (see Figure 4-65). If tRAS (MIN) is not satisfied at the edge, the starting point of the auto precharge operation will be delayed until tRAS (MIN) is satisfied. If tRTP (MIN) is not satisfied at the edge, the starting point of the auto precharge operation is delayed until tRTP (MIN) is satisfied. In case the internal precharge is pushed out by tRTP, tRP starts at the point at which the internal precharge happens (not at the next rising clock edge after this event). The time from READ with auto precharge to the next ACTIVATE command to the same bank is AL + (tRTP + tRP)\*, where \* means rounded up to the next integer. In any event, internal precharge does not start earlier than four clocks after the last 8*n*-bit prefetch.



## Figure 4-57: Consecutive READ Bursts (BL8)

## NOTES:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0 and T4.
- 3. DO n (or b) = data-out from column n (or column b).



### Figure 4-58: Consecutive READ Bursts (BC4)

## NOTES:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The BC4 setting is activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during READ command at T0 and T4.
- 3. DO n (or b) = data-out from column n (or column b).
- 4. BC4, RL = 5 (CL = 5, AL = 0).

# XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

	TO	TI	T2	T3	т4	T5	T6	17	T8	T9		T10	T11	T12	T13		T14	T15	T16	T17
CK# CK		X							<u> </u>	X		1				<u></u>	X		_	
Command			NOP V	NOP	X NOP X	READ X	NOP X	NOP X	NOP	X//X NO	XIX	NOP X	NOP	X NOP	NOP	XIIX	NOP X	NOP V	NOP X	NOP XI
Address	Banka, V	XIIIIXII	XIIIIXI	XIIIIX	DATTIMA	Bank a, K	DATITINA	TATTINA	XIIII	XIIXIII	TKİTKI	TITIKID				DXIDXI		(IIII)KI	XIIIIX	TATITATI AT
	6949210 M.C.M. 8442	117030343800	~~~~~	119900 119907		3786377	625,45,6 C, 10 B 6D 4			a-										
	<u></u>		100	23	CL-8	-		1		1 1	1	1 1	18	1 1	1	1	1		8	i l
DOS DOS#		1	1	1	1	1	1	,		·				¥	······		· ·			
1000		1	1	1	1	1	Ĩ.	<u> </u>	<u> </u>	-1-1		_(,/\_			+1	/\	1			
DQ	- <u>-</u>	1	1			24	1	1 1	-K-	XX	X	* *	X		. \$	<u>\$0 X</u>	XX	XX	_X_	X

Transitioning Data 📶 Don't Care

#### Figure 4-59: Nonconsecutive READ Bursts

#### Notes:

1. AL = 0, RL = 8.

2. DO n (or b) = data-out from column n (or column b).

3. Seven subsequent elements of data-out appear in the programmed order following DO n.

4. Seven subsequent elements of data-out appear in the programmed order following DO b.



### Figure 4-60: READ (BL8) to WRITE (BL8)

#### Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the READ command at T0, and the

WRITE command at T6.

- 3. DO n = data-out from column, DI b = data-in for column b.
- 4. BL8, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

#### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ XIN 🕱 CUN 4G bits (256 x 16-bit) DDR3(L) SDRAM T10 T11 T12 T13 T14 T15 Τ3 Τ8 Command<sup>1</sup> READ ///// NOP ///// NOP ///// NOP ///// WRITE ///// NOP ///// NOP X7 NOP NOP NOP X NOP tWP READ-to-WRITE command delay = RL + \*CCD/2 + 2\*CK - WL <sup>t</sup>BL = 4 clock WTR Address<sup>2</sup> Address<sup>2</sup> Address<sup>2</sup> Keank XII TRPRE RPST WPRE WPST DQS, DQS# DQ3 RL = 5 WL = 5

Transitioning Data 🛛 🕅 Don't Care

### Figure 4-61: READ (BC4) to WRITE (BC4) OTF

#### Notes:

1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BC4 OTF setting is activated by MR0[1:0] and A12 = 0 during READ command at T0 and WRITE command at T4.

3. DO n = data-out from column n; DI n = data-in from column b.



Transitioning Data 🛛 Don't Care

Transitioning Data /// Don't Care





Figure 4-64: READ to PRECHARGE (AL = 5, CL = 6)

# XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

XII	N 3		UN							4G b	oits (25	56 x 16	6-bit) D	DR3(I	L) SDRA	M
~	TO	1	n	T2	T3	T4	T5	T6	17	T8	Т9	T10	TII	T12	T13	Ta0
OX.	_*	$\sim$	$\square$	¥X	¥¥	¥X	¥	¥X	¥X.	¥X	¥X	¥¥	¥¥	¥X		1XX
Command	READ		* XIIX *					NOP X	NOP X	NOP X	NOP X	NOP X	NOP XIIX		NOP X	
Address	Bank	<u>a</u> X///////														
DOS 0064	-		AL	1	1	•	1 5819	(MIN) I	1	•	,		-, <u> </u>		2	
043, 043¥				1		1	1	[			<u> </u>	(100 M DO				1
DQ	- I		( )	<b>a</b> 8	1 :		1	Ĩ.	CL = 6	0	6	El a Star	12/2017/2010	Ø	3	10 1
						10		tRAS (MIN)				<i>0</i> ,				tRP

Indicates break 🔝 Transitioning Data 💹 Don't Care

# Figure 4-65: READ with Auto Precharge (AL = 4, CL =

6)

DQS to DQ output timing is shown in Figure 4-66. The DQ transitions between valid data outputs must be within tDQSQ of the crossing point of DQS, DQS#. DQS must also maintain a minimum HIGH and LOW time of tQSH and tQSL. Prior to the READ preamble, the DQ balls will either be floating or terminated, depending on the status of the ODT signal.

Figure 4-67 shows the strobe-to-clock timing during a READ. The crossing point DQS, DQS# must transition within ±tDQSCK of the clock crossing point. The data out has no timing relationship to CK, only to DQS, as shown in Figure 4-67. Figure 4-67 also shows the READ preamble and postamble. Typically, both DQS and DQS# are High-Z to save power (V<sub>DDQ</sub>). Prior to data output from the DRAM, DQS is driven LOW and DQS# is HIGH for tRPRE. This is known as the READ preamble.

The READ postamble, tRPST, is one half clock from the last DQS, DQS# transition. During the READ postamble, DQS is driven LOW and DQS# is HIGH. When complete, the DQ is disabled or continues terminating, depending on the state of the ODT signal. Figure 4-70 demonstrates how to measure tRPST.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 4-66: Data Output Timing – tDQSQ and Data Valid Window

#### Notes:

1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BL8 setting is activated by either MR0[1, 0] = 0, 0 or MR0[0, 1] = 0, 1 and A12 = 1 during READ command at T0.

3. DO n = data-out from column n.

4. BL8, RL = 5 (AL = 0, CL = 5).

- 5. Output timings are referenced to  $V_{\text{DDQ}}/2$  and DLL on and locked.
- 6. tDQSQ defines the skew between DQS, DQS# to data and does not define DQS, DQS# to CK.

7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can be early or late within a burst.
### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

tHZ and tLZ transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZDQS and tHZDQ, or begins driving tLZDQS, tLZDQ. Figure4-68 shows a method of calculating the point when the device is no longer driving tHZDQS and tHZDQ, or begins driving tLZDQS, tLZDQ, by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZDQS, tLZDQ, tHZDQS, and tHZDQ are defined as single-ended.



Figure 4-67: Data Strobe Timing – READs



### Figure 4-68: Method for Calculating tLZ and tHZ

### Notes:

- 1. Within a burst, the rising strobe edge is not necessarily fixed at tDQSCK (MIN) or tDQSCK (MAX). Instead, the rising strobe edge can vary between tDQSCK (MIN) and tDQSCK (MAX).
- 2. The DQS HIGH pulse width is defined by tQSH, and the DQS LOW pulse width is defined by tQSL. Likewise, tLZDQS (MIN) and tHZDQS (MIN) are not tied to tDQSCK (MIN) (early strobe case), and tLZDQS (MAX) and tHZDQS (MAX) are not tied to tDQSCK (MAX) (late strobe case); however, they tend to track one another.
- 3. The minimum pulse width of the READ preamble is defined by tRPRE (MIN). The minimum pulse width of the READ postamble is defined by tRPST (MIN).

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM





## XIN 🕱 CUN

### Write Operation

WRITE bursts are initiated with a WRITE command. The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is selected, the row being accessed is precharged at the end of the WRITE burst. If auto precharge is not selected, the row will remain open for subsequent accesses. After a WRITE command has been issued, the WRITE burst may not be interrupted. For the generic WRITE commands used in Figure 4-73 through Figure 4-81, auto precharge is disabled.

During WRITE bursts, the first valid data-in element is registered on a rising edge of DQS following the WRITE latency (WL) clocks later and subsequent data elements will be registered on successive edges of DQS. WRITE latency (WL) is defined as the sum of posted CAS additive latency (AL) and CAS WRITE latency (CWL): WL = AL + CWL. The values of AL and CWL are programmed in the MR0 and MR2 registers, respectively. Prior to the first valid DQS edge, a full cycle is needed (including a dummy crossover of DQS, DQS#) and specified as the WRITE preamble shown in Figure 4-73. The half cycle on DQS following the last data-in element is known as the WRITE postamble.

The time between the WRITE command and the first valid edge of DQS is WL clocks ±tDQSS. Figure 4-74 through Figure 4-81 show the nominal case where tDQSS = 0ns; however, Figure 4-73 includes tDQSS (MIN) and tDQSS (MAX) cases.

Data may be masked from completing a WRITE using data mask. The data mask occurs on the DM ball aligned to the WRITE data. If DM is LOW, the WRITE completes normally. If DM is HIGH, that bit of data is masked.

Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z, and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide a continuous flow of input data. The new WRITE command can be tCCD clocks following the previous WRITE command. The first data element from the new burst is applied after the last element of a completed burst. Figure 4-74 and Figure 4-75 show concatenated bursts. An example of nonconsecutive WRITEs is shown in Figure 4-76.

Data for any WRITE burst may be followed by a subsequent READ command after tWTR has been met (see Figure 4-77, Figure 4-78, and Figure 4-79).

Data for any WRITE burst may be followed by a subsequent PRECHARGE command, providing tWR has been met, as shown in Figure 4-80 and Figure 4-81. Both tWTR and tWR starting time may vary, depending on the mode register settings (fixed BC4, BL8 versus OTF).

### **XC3D31BAH-DINA (MCP 2G+4G)** 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM







Figure 4-72: tWPST Timing

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-73: WRITE Burst

### Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE command at T0.
- 3. DI n = data-in for column n.
- 4. BL8, WL = 5 (AL = 0, CWL = 5).
- 5. tDQSS must be met at each rising clock edge.
- 6. tWPST is usually depicted as ending at the crossing of DQS, DQS#; however, tWPST actually ends when DQS no

longer drives LOW and DQS# no longer drives HIGH.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 4-74: Consecutive WRITE (BL8) to WRITE (BL8)

### Notes:

1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during the WRITE commands at T0 and T4.

- 3. DI n (or b) = data-in for column n (or column b).
- 4. BL8, WL = 5 (AL = 0, CWL = 5).



#### Figure 4-75: Consecutive WRITE (BC4) to WRITE (BC4) via OTF

### Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. BC4, WL = 5 (AL = 0, CWL = 5).
- 3. DI n (or b) = data-in for column n (or column b).
- 4. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and T4.
- 5. If set via MRS (fixed) tWR and tWTR would start T11 (2 cycles earlier).

### **XC3D31BAH-DINA (MCP 2G+4G)** 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

	100									10			0 / 1		.,	10(1	,		
CK#	TO	T1	T2	T3	T4	T5	T6	17	T8	T9	T10	T11		T12	T13	T14	T15	T16	T17
СК		<b></b>	<b></b> )		_XX_	_XX_	¥X_	¥\$	4	A			X	¥	1		S	1_1_	
Command	WRITE	NOP X	NOP		NOP X				NOP V	NOP X	NOP	XXX NOF			NOP	NOP	X NOP X	NOP	XIIX NOP XII
Address	Valid V					Valid VIIII							///////	1//////////////////////////////////////					
						2	13		WL-CWL	+ AL = 7							L.	È i	
DQS, DQS#	+-	ă.	i) (j	WL = CWL + A	1	1	- <u>(</u>					-\\				<u>x</u>		Į,	Ű.
DQ		3	<i>C</i> 3.	2	1	1	1				5 X DI 5 X DI - 6	X n+7 ////		BI X DI	X b+ 2 X b+	3 4 51 4	DI X DI X		
DM	3							A	AA	AA	A	A ///	7////λ	Δ	A A	AA	AA		

Transitioning Data 🛛 Don't Care

#### Figure 4-76: Nonconsecutive WRITE to WRITE

### Notes:

XIN 🕱 CUN

- 1. DI n (or b) = data-in for column n (or column b).
- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
- 3. Each WRITE command may be to any bank.
- 4. Shown for WL = 7 (CWL = 7, AL = 0).



Figure 4-77: WRITE (BL8) to READ (BL8)

### Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write

data shown at T9.

3. The BL8 setting is activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and MR0[12] = 1 during the WRITE command at T0.

The READ command at Ta0 can be either BC4 or BL8, depending on MR0[1:0] and the A12 status at Ta0.

4. DI n = data-in for column n.

5. RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

#### 2G bits (256M x 8-bit) NAND Flash+ XIN 🕱 CUN 4G bits (256 x 16-bit) DDR3(L) SDRAM CK# CK WRITE NOP Command<sup>1</sup> NOP NOP NOP NOF NOF NOP NOP NOP READ X// tw/TR2 7X Valid X/////// Valid Address<sup>3</sup> tWPR tWPST DQS, DQS# 777 $\binom{DI}{n+1}$ $\binom{DI}{n+2}$ $\binom{DI}{n+3}$ DO<sup>4</sup> WI - 5 Indicates break Transitioning Data Don't Care

XC3D31BAH-DINA (MCP 2G+4G)

### Figure 4-78: WRITE to READ (BC4 Mode Register Setting)

### Notes:

1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. tWTR controls the WRITE-to-READ delay to the same device and starts with the first rising clock edge after the last write

data shown at T7.

3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0 and the READ command at Ta0.

- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5 (AL = 0, CWL = 5), RL = 5 (AL = 0, CL = 5).



### Figure 4-79: WRITE (BC4 OTF) to READ (BC4 OTF)

### Notes:

1. NOP commands are shown for ease of illustration; other commands may be valid at these times.

2. tWTR controls the WRITE-to-READ delay to the same device and starts after tBL.

3. The BC4 OTF setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0 and the READ command at Tn.

4. DI n = data-in for column n.

5. BC4, RL = 5 (AL = 0, CL = 5), WL = 5 (AL = 0, CWL = 5).

#### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ XIN 🕱 CUN 4G bits (256 x 16-bit) DDR3(L) SDRAM T11 CK Command WRITE NOP NOP K///X NOP NOP NOP X///X NOP NOP ////X NOP NOP NOP NOP NOP Address Valid Valid V tWR WL = AL + CWIDQS, DQS# 7/ DO BL8

undicates break 🔛 Transitioning Data 🚧 Don't Care

### Figure 4-80: WRITE (BL8) to PRECHARGE

### Notes:

- 1. DI n = data-in from column n.
- 2. Seven subsequent elements of data-in are applied in the programmed order following DO n.
- 3. Shown for WL = 7 (AL = 0, CWL = 7).



Indicates break Transitioning Data 🕅 Don't Care

### Figure 4-81: WRITE (BC4 Mode Register Setting) to PRECHARGE

### Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (tWR) is referenced from the first rising clock edge after the last write data is shown at T7. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The fixed BC4 setting is activated by MR0[1:0] = 10 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (fixed), WL = 5, RL = 5.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 4-82: WRITE (BC4 OTF) to PRECHARGE

### Notes:

- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. The write recovery time (tWR) is referenced from the rising clock edge at T9. tWR specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.
- 3. The BC4 setting is activated by MR0[1:0] = 01 and A12 = 0 during the WRITE command at T0.
- 4. DI n = data-in for column n.
- 5. BC4 (OTF), WL = 5, RL = 5.

### **DQ Input Timing**

Figure 4-73 shows the strobe-to-clock timing during a WRITE burst. DQS, DQS# must transition within 0.25tCK of the clock transitions, as limited by tDQSS. All data and data mask setup and hold timings are measured relative to the DQS, DQS# crossing, not the clock crossing.

The WRITE preamble and postamble are also shown in Figure 4-73. One clock prior to data input to the DRAM, DQS must be HIGH and DQS# must be LOW. Then for a half clock, DQS is driven LOW (DQS# is driven HIGH) during the WRITE preamble, tWPRE. Likewise, DQS must be kept LOW by the controller after the last data is written to the DRAM during the WRITE postamble, tWPST.

Data setup and hold times are also shown in Figure 4-73. All setup and hold times are measured from the crossing points of DQS and DQS#. These setup and hold values pertain to data input and data mask input.

Additionally, the half period of the data input strobe is specified by tDQSH and tDQSL.



Figure 4-83: Data Input Timing

### PRECHARGE Operation

Input A10 determines whether one bank or all banks are to be precharged and, in the case where only one bank is to be precharged, inputs BA[2:0] select the bank.

When all banks are to be precharged, inputs BA[2:0] are treated as "Don't Care" After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued.

### SELF REFRESH Operation

The SELF REFRESH operation is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled and reset upon exiting SELF REFRESH.

All power supply inputs (including VREFCA and VREFDQ) must be maintained at valid levels upon entry/exit and during self refresh mode operation. VREFDQ may float or not drive VDDQ/2 while in self refresh mode under certain conditions:

• VSS < VREFDQ < VDD is

maintained.

- VREFDQ is valid and stable prior to CKE going back HIGH.
- The first WRITE operation may not occur earlier than 512 clocks after VREFDQ is valid.
- All other self refresh mode exit timing requirements are met.

The DRAM must be idle with all banks in the precharge state (tRP is satisfied and no bursts are in progress) before a self refresh entry command can be issued. ODT must also be turned off before self refresh entry by registering the ODT ball LOW prior to the self refresh entry command (see section: On-Die Termination (ODT) (for timing requirements)). If R<sub>TT,nom</sub> and R<sub>TT(WR)</sub> are disabled in the mode registers, ODT can be a "Don't Care" After the self refresh entry command is registered, CKE must be held LOW to keep the DRAM in self refresh mode.

After the DRAM has entered self refresh mode, all external control signals, except CKE and RESET#, are "Don't Care" The DRAM initiates a minimum of one REFRESH command internally within the tCKE period when it enters self refresh mode.

The requirements for entering and exiting self refresh mode depend on the state of the clock during self refresh mode. First and foremost, the clock must be stable (meeting tCK specifications) when self refresh mode is entered. If the clock remains stable and the frequency is not altered while in self refresh mode, then the DRAM is allowed to exit self refresh mode after tCKESR is satisfied (CKE is allowed to transition HIGH tCKESR later than when CKE was registered LOW). Since the clock remains stable in self refresh mode (no frequency change), tCKSRE and tCKSRX are not required. However, if the clock is altered during self refresh mode (if it is turned-off or its frequency changes), then tCKSRE and tCKSRX must be satisfied. When entering self refresh mode, tCKSRE must be satisfied prior to altering the clock's frequency. Prior to exiting self refresh mode, tCKSRX must be satisfied prior to registering CKE HIGH.

When CKE is HIGH during self refresh exit, NOP or DES must be issued for tXS time. tXS is required for the completion of any internal refresh already in progress and must be satisfied before a valid command not requiring a locked DLL can be issued to the device. tXS is also the earliest time self refresh re-entry may occur. Before a command requiring a locked DLL can be applied, a ZQCL command must be issued, tZQOPER timing must be met, and tXSDLL must be satisfied. ODT must be off during tXSDLL.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 4-84: Self Refresh Entry/Exit Timing

### Notes:

XIN 🕱 CUN

- 1. The clock must be valid and stable, meeting tCK specifications at least tCKSRE after entering self refresh mode, and at least tCKSRX prior to exiting self refresh mode, if the clock is stopped or altered between states Ta0 and Tb0. If the clock remains valid and unchanged from entry and during self refresh mode, then tCKSRE and tCKSRX do not apply; however, tCKESR must be satisfied prior to exiting at SRX.
- 2. ODT must be disabled and R<sub>TT</sub> off prior to entering self refresh at state T1. If both R<sub>TT,nom</sub> and R<sub>TT(WR)</sub> are disabled in the mode registers, ODT can be a "Don't Care".
- 3. Self refresh entry (SRE) is synchronous via a REFRESH command with CKE LOW.
- 4. A NOP or DES command is required at T2 after the SRE command is issued prior to the inputs becoming "Don't Care".
- 5. NOP or DES commands are required prior to exiting self refresh mode until state Te0.
- 6. tXS is required before any commands not requiring a locked DLL.
- 7. tXSDLL is required before any commands requiring a locked DLL.
- 8. The device must be in the all banks idle state prior to entering self refresh mode. For example, all banks must be precharged, tRP must be met, and no data bursts can be in progress.
- 9. Self refresh exit is asynchronous; however, tXS and tXSDLL timings start at the first rising clock edge where CKE HIGH satisfies tISXR at Tc1. tCKSRX timing is also measured so that tISXR is satisfied at Tc1.

### Extended Temperature Usage

DDR3(L) SDRAM support the optional extended case temperature (T<sub>C</sub>) range of -10 $^{\circ}$  to 95 $^{\circ}$ . Thus, the SRT and ASR options must be used at a minimum.

The extended temperature range DRAM must be refreshed externally at 2x (double refresh) anytime the case temperature is above  $85^{\circ}$  (and does not exceed  $95^{\circ}$ ). The external refresh requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self refresh mode requires either ASR or SRT to support the extended temperature. Thus, either ASR or SRT must be enabled when T<sub>C</sub> is above  $85^{\circ}$  or self refresh cannot be used until T<sub>C</sub> is at or below  $85^{\circ}$ . Table 4-73 summarizes the two extended temperature options and Table 4-74 summarizes how the two extended temperature options relate to one another.

#### Table 4-73: Self Refresh Temperature and Auto Self Refresh Description

Field	MR2 Bits	Description							
Self R	Self Refresh Temperature (SRT)								
SRT	7	If ASR is disabled (MR2[6]= 0), SRT must be programmed to indicate T <sub>OPER</sub> during self refresh: *MR2[7]= 0: Normal operating temperature range (-10°C to 85°C) *MR2[7]= 1: Extended operating temperature range (-10°C to 95°C) If ASR is enabled (MR2[7]= 1), SRT must be set to 0, even if the extended temperature range is							
Auto S	elf Refresh	(ASR)							
ASR	6	When ASR is enabled, the DRAM automatically provides SELF REFRESH power management functions, (refresh rate for all supported operating temperature values) *MR2[6] = 1: ASR is enabled (M7 must = 0) When ASR is not enabled, the SRT bit must be programmed to indicate T <sub>OPER</sub> during SELF REFRESH							

#### Table 4-74: Self Refresh Mode Summary

MR2[6] (ASR)	MR2[7] (SRT)	SELF REFRESH Operation	Permitted Operating Temperature Range for Self Refresh Mode
0	0	Self refresh mode is supported in the normal temperature range	Normal (-10℃ to 85℃)
0	1	Self refresh mode is supported in normal and extended temperature ranges; When SRT is enabled, it increases self	Normal and extended (-10℃ to 95℃)
1	0	Self refresh mode is supported in normal and extended temperature ranges; Self refresh power consumption may be	Normal and extended (-10℃ to 95℃)
1	1	lllegal	

### **Power-Down Mode**

Power-down is synchronously entered when CKE is registered LOW coincident with a NOP or DES command. CKE is not allowed to go LOW while an MRS, MPR, ZQCAL, READ, or WRITE operation is in progress. CKE is allowed to go LOW while any of the other legal operations (such as ROW ACTIVATION, PRECHARGE, auto precharge, or REFRESH) are in progress. However, the power-down I<sub>DD</sub> specifications are not applicable until such operations have completed. Depending on the previous DRAM state and the command issued prior to CKE going LOW, certain timing constraints must be satisfied (as noted in Table 4-75). Timing diagrams detailing the different power-down mode entry and exits are shown in Figure 4-85 through Figure 4-94.

- arametere				
DRAM	Last Command Prior to CKE LOW <sup>1</sup>	Parameter	Parameter Value	Figure
Status	Status			
Idle or active	ACTIVATE	tACTPDEN	1tCK	Figure 4-92
Idle or active	PRECHARGE	tPRPDEN	1tCK	Figure 4-93
Active	READ or READAP	tRDPDEN	RL + 4tCK + 1tCK	Figure 4-88
Active	WRITE: BL8OTF,BL8MRS,BC4OTF		WL + 4tCK + tWR/tCK	Figure 4-89
Active	WRITE: BC4MRS	tWRPDEN	WL + 2tCK + tWR/tCK	Figure 4-89
Active	WRITEAP:BL8OTF,BL8MRS,BC4OTF		WL + 4tCK + WR + 1tCK	Figure 4-90
Active	WRITEAP: BC4MRS	tWRAPDEN	WL + 2tCK + WR + 1tCK	Figure 4-90
Idle	REFRESH	tREFPDEN	1tCK	Figure 4-91
Power-down	REFRESH	tXPDLL	Greater of 10tCK or 24ns	Figure 4-95
Idle	MODE REGISTER SET	tMRSPDEN	tMOD	Figure 4-94

Table	4-75:	Command	to	Power-Down	Entry
Parame	eters				

### Note:

1. If slow-exit mode precharge power-down is enabled and entered, ODT becomes asynchronous tANPD prior to CKE going LOW and remains asynchronous until tANPD + tXPDLL after CKE goes HIGH.

Entering power-down disables the input and output buffers, excluding CK, CK#, ODT,CKE, and RESET#. NOP or DES commands are required until tCPDED has been satisfied, at which time all specified input/output buffers are disabled. The DLL should be in a locked state when power-down is entered for the fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper READ operation as well as synchronous ODT operation.

During power-down entry, if any bank remains open after all in-progress commands are complete, the DRAM will be in active power-down mode. If all banks are closed after all in-progress commands are complete, the DRAM will be in precharge power-down mode. Precharge power-down mode must be programmed to exit with either a slow exit mode or a fast exit mode. When entering precharge power-down mode, the DLL is turned off in slow exit mode or kept on in fast exit mode.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

The DLL also remains on when entering active power-down. ODT has special timing constraints when slow exit mode precharge power-down is enabled and entered. Refer to section: Asynchronous ODT Mode for detailed ODT usage requirements in slow exit mode precharge power-down. A summary of the two power-down modes is listed in Table 4-76.

While in either power-down state, CKE is held LOW, RESET# is held HIGH, and a stable clock signal must be maintained. ODT must be in a valid state but all other input signals are "Don't Care" If RESET# goes LOW during power-down, the DRAM will switch out of power-down mode and go into the reset state. After CKE is registered LOW, CKE must remain LOW until tPD (MIN) has been satisfied. The maximum time allowed for powerdown duration is tPD (MAX) (9 × tREFI).

The power-down states are synchronously exited when CKE is registered HIGH (with a required NOP or DES command). CKE must be maintained HIGH until tCKE has been satisfied. A valid, executable command may be applied after power-down exit latency, tXP, and tXPDLL have been satisfied. A summary of the power-down modes is listed below.

For specific CKE-intensive operations, such as repeating a power-down-exit-to-refresh-to-power-down-entry sequence, the number of clock cycles between power-down exit and power-down entry may not be sufficient to keep the DLL properly updated. In addition to meeting tPD when the REFRESH command is used between power-down exit and power-down entry, two other conditions must be met. First, tXP must be satisfied before issuing the REFRESH command. Second, tXPDLL must be satisfied before the next power-down may be entered. An example is shown in Figure 4-95.

DRAM State	MR1[12]	DLL State	Power-	Relevant Parameters
			Down Exit	
Active (any bank open)	"Don't Care"	On	Fast	tXP to any other valid command
	1	On	Fast	tXP to any other valid command
Precharged	ged 0		slow	tXPDLL to commands that require the DLL to
(all balles precharged)				be locked (READ, RDAP, or ODT on);

#### Table 4-76: Power-Down Modes

### XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-86: Precharge Power-Down (Fast-Exit Mode) Entry and Exit

Indicates break

in time scale

Don't Care

## XIN 🕱 CUN

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-87: Precharge Power-Down (Slow-Exit Mode) Entry and Exit

### Notes:

- 1. Any valid command not requiring a locked DLL.
- 2. Any valid command requiring a locked DLL.



Figure 4-88: Power-Down Entry After READ or READ with Auto Precharge (RDAP)



Figure 4-89: Power-Down Entry After WRITE

### Note:

1. CKE can go LOW 2tCK earlier if BC4MRS.



### Figure 4-90: Power-Down Entry After WRITE with Auto Precharge (WRAP)

### Notes:

- 1. tWR is programmed through MR0[11:9] and represents tWRmin (ns)/tCK rounded up to the next integer tCK.
- 2. CKE can go LOW 2tCK earlier if BC4MRS.



Figure 4-91: REFRESH to Power-Down Entry

### Note:



Figure 4-92: ACTIVATE to Power-Down Entry

## XIN 🕱 CUN

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





Figure 4-94: MRS Command to Power-Down Entry

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-95: Power-Down Exit to Refresh to Power-Down Entry

### Notes:

1. tXP must be satisfied before issuing the command.

2. tXPDLL must be satisfied (referenced to the registration of power-down exit) before the next power-down can be entered.

### **RESET Operation**

The RESET signal (RESET#) is an asynchronous reset signal that triggers any time it drops LOW, and there are no restrictions about when it can go LOW. After RESET# goes LOW, it must remain LOW for 100ns. During this time, the outputs are disabled, ODT (R<sub>TT</sub>) turns off (High-Z), and the DRAM resets itself. CKE should be driven LOW prior to RESET# being driven HIGH. After RESET# goes HIGH, the DRAM must be re-initialized as though a normal power-up was executed. All counters, except refresh counters on the DRAM are reset, and data stored in the DRAM is assumed unknown after RESET# has gone LOW.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





### Note:

1. The minimum time required is the longer of 10ns or 5 clocks.

XIN 🕱 CUN

### **On-Die Termination (ODT)**

On-die termination (ODT) is a feature that enables the DRAM to enable/disable and turn on/off termination resistance for each DQ, DQS and DQS#.

ODT is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the DRAM's internal termination resistance for any grouping of DRAM devices. ODT is not supported during DLL disable mode (simple functional representation shown below). The switch is enabled by the internal ODT control logic, which uses the external ODT ball and other control information.



### **Functional Representation of ODT**

The value of  $R_{TT}$  (ODT termination resistance value) is determined by the settings of several mode register bits (see Table 4-82). The ODT ball is ignored while in self refresh mode (must be turned off prior to self refresh entry) or if mode registers MR1 and MR2 are programmed to disable ODT. ODT is comprised of nominal ODT and dynamic ODT modes and either of these can function in synchronous or asynchronous mode (when the DLL is off during precharge power-down or when the DLL is synchronizing). Nominal ODT is the base termination and is used in any allowable ODT state. Dynamic ODT is applied only during writes and provides OTF switching from no  $R_{TT}$  or  $R_{TT,nom}$  to  $R_{TT(WR)}$ .

The actual effective termination,  $R_{TT(EFF)}$ , may be different from  $R_{TT}$  targeted due to nonlinearity of the termination. For  $R_{TT(EFF)}$  values and calculations, see Table 4-26.

### **Nominal ODT**

ODT (NOM) is the base termination resistance for each applicable ball; it is enabled or disabled via MR1[9, 6, 2] (see section: Mode Register 1 (MR1) Definition), and it is turned on or off via the ODT ball.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

#### Table 4-77: Truth Table – ODT (Nominal)

Note 1 applies to the entire table

MR1[9, 6, 2]	ODT Pin	DRAM Termination State	DRAM State	Notes
000	0	$R_{TT,nom}$ disabled, ODT off	Any valid	2
000	1	$R_{TT,nom}$ disabled, ODT on	Any valid except self refresh, read	3
000–101	0	R <sub>TT,nom</sub> enabled, ODT off	Any valid	2
000–101 1		R <sub>TT,nom</sub> enabled, ODT on	Any valid except self refresh, read	3
110 and 111 X R <sub>TT,nom</sub> reserved, ODT on or off		Illegal		

#### Notes:

- 1. Assumes dynamic ODT is disabled (see section: Dynamic ODT) when enabled).
- 2. ODT is enabled and active during most writes for proper termination, but it is not illegal for it to be off during writes.
- 3. ODT must be disabled during reads. The R<sub>TT,nom</sub> value is restricted during writes. Dynamic ODT is applicable if enabled.

Nominal ODT resistance  $R_{TT,nom}$  is defined by MR1[9, 6, 2], as shown in Mode Register 1 (MR1) Definition. The  $R_{TT,nom}$  termination value applies to the output pins previously mentioned. DDR3(L) SDRAM supports multiple  $R_{TT,nom}$  values based on RZQ/n where n can be 2, 4, 6, 8, or 12 and RZQ is 240 $\Omega$ .  $R_{TT,nom}$  termination is allowed any time after the DRAM is initialized, calibrated, and not performing read access, or when it is not in self refresh mode.

Write accesses use  $R_{TT,nom}$  if dynamic ODT ( $R_{TT}(WR)$ ) is disabled. If  $R_{TT,nom}$  is used during writes, only RZQ/2, RZQ/4, and RZQ/6 are allowed (see Table 4-81. ODT timings are summarized in Table 4-76, as well as listed in Table 4-47.

Examples of nominal ODT timing are shown in conjunction with the synchronous mode of operation in section: Synchronous ODT Mode.

### XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-78: ODT Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3(L) Speed Bins	Unit
ODTLon	ODT synchronous turn-on delay	ODT registered HIGH	R <sub>TT(ON)</sub> ±tAON	CWL + AL - 2	tCK
ODTLoff	ODT synchronous turn-off delay	ODT registered HIGH	R <sub>TT(OFF)</sub> ±tAOF	CWL + AL - 2	tCK
tAONPD	ODT asynchronous turn-on delay	ODT registered HIGH	R <sub>TT(ON)</sub>	2–8.5	ns
tAOFPD	ODT asynchronous turn-off delay	ODT registered HIGH	R <sub>TT(OFF)</sub>	2–8.5	ns
ODTH4	ODT minimum HIGH time after	ODT registered HIGH or write registration with	ODT registered	4tCK	tCK
ODT assertion or write (BC4) ODT minimum HIGH time after write (BL8)		Write registration with ODT HIGH	ODT registered	6tCK	tCK
tAON	ODT turn-on relative to ODTLon completion	Completion of ODTLon	R <sub>TT(ON)</sub>	See Table 4-47	ps
tAOF	ODT turn-off relative to ODTLoff completion	Completion of ODTLoff	R <sub>TT(OFF)</sub>	0.5tCK ± 0.2tCK	tCK

### **Dynamic ODT**

In certain application cases, and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3(L) SDRAM can be changed without issuing an MRS command, essentially changing the ODT termination on the fly. With dynamic ODT  $R_{TT(WR)}$  enabled, the DRAM switches from nominal ODT  $R_{TT,nom}$  to dynamic ODT  $R_{TT(WR)}$  when beginning a WRITE burst and subsequently switches back to nominal ODT  $R_{TT,nom}$ ) at the completion of the WRITE burst. This requirement is supported by the dynamic ODT feature, as described below.

### **Dynamic ODT Special Use Case**

When DDR3(L) devices are architect as a single rank memory array, dynamic ODT offers a special use case: the ODT ball can be wired high (via a current limiting resistor preferred) by having  $R_{TT,nom}$  disabled via MR1 and  $R_{TT(WR)}$  enabled via MR2. This will allow the ODT signal not to have to be routed yet the DRAM can provide ODT coverage during write accesses.

When enabling this special use case, some standard ODT spec conditions may be violated: ODT is sometimes supposed to be held low. Such ODT spec violation (ODT not LOW) is allowed under this special use case. Most notably, if Write Leveling is used, this would appear to be a problem since  $R_{TT(WR)}$  can not be used (should be disabled) and  $R_{TT(NOM)}$  should be used. For Write leveling during this special use case, with the DLL locked, then  $R_{TT(NOM)}$  maybe enabled when entering Write Leveling mode and disabled when exiting Write Leveling mode. More so,  $R_{TT(NOM)}$  must be enabled when enabling Write Leveling, via same MR1 load, and disabled when disabling Write Leveling, via same MR1 load if  $R_{TT(NOM)}$  is to be used.

ODT will turn-on within a delay of ODTLon + tAON + tMOD + 1CK (enabling via MR1) or turn-off within a delay of ODTLoff + tAOF + tMOD + 1CK. As seen in the table below, between the Load Mode of MR1 and the previously specified delay, the value of ODT is uncertain. this means the DQ ODT termination could turn-on and then turn-off again during the period of stated uncertainty.

Begin R <sub>TT,nom</sub> Uncertainty	End R <sub>TT,nom</sub> Uncertainty	l/Os	R <sub>TT,nom</sub> Final State
MR1 load mode command:		DQS, DQS#	Drive R <sub>TT,nom</sub> value
Enable Write Leveling and $R_{\text{TT}(\text{NOM})}$	OD I Lon + tAON + tMOD + 1CK	DQs	No R <sub>TT,nom</sub>
MR1 load mode command:		DQS, DQS#	No R <sub>TT,nom</sub>
Disable Write Leveling and $R_{\text{TT}(\text{NOM})}$	ODTLoff + tAOFF + tMOD + 1CK	DQs	No R <sub>TT,nom</sub>

### **Functional Description**

The dynamic ODT mode is enabled if either MR2[9] or MR2[10] is set to 1. Dynamic ODT is not supported during

DLL disable mode so  $R_{TT(WR)}$  must be disabled. The dynamic ODT function is described below:

• Two  $R_{TT}$  values are available— $R_{TT,nom}$  and  $R_{TT(WR)}$ .

– The value for  $R_{TT,nom}$  is preselected via MR1[9, 6, 2].

– The value for  $R_{TT(WR)}$  is preselected via MR2[10, 9].

• During DRAM operation without READ or WRITE commands, the termination is controlled.

– Nominal termination strength  $R_{TT,nom}$  is used.

- Termination on/off timing is controlled via the ODT ball and latencies ODTLon and ODTLoff.

• When a WRITE command (WR, WRAP, WRS4, WRS8, WRAPS4, WRAPS8) is registered, and if dynamic ODT is enabled, the ODT termination is controlled.

- A latency of ODTLcnw after the WRITE command: termination strength RTT, nom switches to RTT(WR).

- A latency of ODTLcwn8 (for BL8, fixed or OTF) or ODTLcwn4 (for BC4, fixed or OTF) after the WRITE

command: termination strength  $R_{\text{TT}(\text{WR})}$  switches back to  $R_{\text{TT},\text{nom.}}$ 

– On/off termination timing is controlled via the ODT ball and determined by ODTLon, ODTLoff, ODTH4, and ODTH8.

– During the tADC transition window, the value of  $R_{TT}$  is undefined.

ODT is constrained during writes and when dynamic ODT is enabled (see Table 4-80) ODT timings listed in Table

4-78 also apply to dynamic ODT mode.

### Table 4-80: Dynamic ODT Specific Parameters

Symbol	Description	Begins at	Defined to	Definition for All DDR3(L) Speed	Unit
ODTLcnw	Change from $R_{TT,nom}$ to $R_{TT(WR)}$	Write registration	$R_{TT}$ switched from $R_{TT,nom}$ to $R_{TT(WR)}$	WL - 2	tCK
ODTLcwn4	Change from R <sub>TT(WR)</sub> to R <sub>TT,nom</sub> (BC4)	Write registration	$R_{TT}$ switched from $R_{TT(WR)}$ to $R_{TT,nom}$	4tCK + ODTL off	tCK
ODTLcwn8 Change from RTT(WR) to RTT_nom (BL8)		Write registration	R <sub>TT</sub> switched from R <sub>TT(WR)</sub> to R <sub>TT,nom</sub>	6tCK + ODTL off	tCK
tADC	$R_{TT}$ change skew	ODTLcnw completed	$R_{TT}$ transition complete	0.5tCK ± 0.2tCK	tCK

### XC3D31BAH-DINA (MCP 2G+4G)

## XIN 🕸 CUN

### 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-81: Mode Registers for R<sub>TT,nom</sub>

	MR1 (R <sub>TT,nom</sub> )					
М9	M6	M2	R <sub>TT,nom</sub> (RZQ)	R <sub>TT,nom</sub> (Ohm)	RTT,nom Mode Restriction	
0	0	0	Off	Off	N/A	
0	0	1	RZQ/4	60		
0	1	0	RZQ/2	120	Self refresh	
0	1	1	RZQ/6	40		
1	0	0	RZQ/12	20		
1	0	1	RZQ/8	30	Self refresh, write	
1	1	0	Reserved	Reserved	N/A	
1	1	1	Reserved	Reserved	N/A	

#### Note:

1. RZQ = 240 $\Omega$ . If R<sub>TT,nom</sub> is used during WRITEs, only RZQ/2, RZQ/4, RZQ/6 are allowed.

#### Table 4-82: Mode Registers for R<sub>TT(WR)</sub>

MR2 (I	R <sub>TT(WR)</sub> )	P (P70)	R <sub>TT(WR)</sub> (Ohm)				
M10	M9	R <sub>TT(WR)</sub> (RZQ)					
0	0	Dynamic ODT off: WRITE does not affect R <sub>TT,nom</sub>					
0	1	RZQ/4	60				
1	0	RZQ/2	120				
1	1	Reserved	Reserved				

#### Table 4-83: Timing Diagrams for Dynamic ODT

Figure	Title
Figure 4-98	Dynamic ODT: ODT Asserted Before and After the WRITE, BC4
Figure 4-99	Dynamic ODT: Without WRITE Command
Figure 4-100	Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8
Figure 4-101	Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4
Figure 4-102	Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 4-98: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4

### Notes:

- 1. Via MRS or OTF. AL = 0, CWL = 5.  $R_{TT,nom}$  and  $R_{TT(WR)}$  are enabled.
- 2. ODTH4 applies to first registering ODT HIGH and then to the registration of the WRITE command. In this example, ODTH4 is satisfied if ODT goes LOW at T8 (four clocks after the WRITE command).



### Figure 4-99: Dynamic ODT: Without WRITE Command

#### Notes:

- 1. AL = 0, CWL = 5.  $R_{TT,nom}$  is enabled and  $R_{TT(WR)}$  is either enabled or disabled.
- 2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW; in this example, ODTH4 is satisfied. ODT registered

LOW at T5 is also legal.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-100: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8

### Notes:

1. Via MRS or OTF; AL = 0, CWL = 5. If  $R_{TT,nom}$  can be either enabled or disabled, ODT can be HIGH.  $R_{TT(WR)}$  is enabled. 2. In this example, ODTH8 = 6 is satisfied exactly.





### Notes:

- 1. Via MRS or OTF. AL = 0, CWL = 5.  $R_{TT,nom}$  and  $R_{TT(WR)}$  are enabled.
- 2. ODTH4 is defined from ODT registered HIGH to ODT registered LOW, so in this example, ODTH4 is satisfied. ODT registered LOW at T5 is also legal.

## XIN 🕱 CUN

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 4-102: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4

### Notes:

1. Via MRS or OTF. AL = 0, CWL = 5. R<sub>TT,nom</sub> can be either enabled or disabled. If disabled, ODT can remain HIGH. R<sub>TT(WR)</sub>

is enabled.

2. In this example ODTH4 = 4 is satisfied exactly.

### Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked and when either  $R_{TT,nom}$  or  $R_{TT(WR)}$  is enabled. Based on the power-down definition, these modes are:

- Any bank active with CKE HIGH.
- Refresh mode with CKE HIGH.
- Idle mode with CKE HIGH.
- Active power-down mode (regardless of MR0[12]).
- Precharge power-down mode if DLL is enabled by MR0[12] during precharge power-down.

### **ODT Latency and Posted ODT**

In synchronous ODT mode,  $R_{TT}$  turns on ODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turns off ODTLoff clock cycles after ODT is registered LOW by a rising clock edge. The actual on/off times varies by tAON and tAOF around each clock edge (see Table 4-84). The ODT latency is tied to the WRITE latency (WL) by ODTLon = WL - 2 and ODTLoff = WL - 2.

Since write latency is made up of CAS WRITE latency (CWL) and additive latency (AL), the AL programmed into the mode register (MR1[4, 3]) also applies to the ODT signal. The device's internal ODT signal is delayed a number of clock cycles defined by the AL relative to the external ODT signal. Thus, ODTLon = CWL + AL - 2 and ODTLoff = CWL + AL - 2.

### **Timing Parameters**

Synchronous ODT mode uses the following timing parameters: ODTLon, ODTLoff, ODTH4, ODTH8, tAON, and tAOF. The minimum  $R_{TT}$  turn-on time (tAON [MIN]) is the point at which the device leaves High-Z and ODT resistance begins to turn on. Maximum  $R_{TT}$  turn-on time (tAON [MAX]) is the point at which ODT resistance is fully on. Both are measured relative to ODTLon. The minimum  $R_{TT}$  turn-off time (tAOF [MIN]) is the point at which the device starts to turn off ODT resistance. The maximum  $R_{TT}$  turn off time (tAOF [MAX]) is the point at which ODT has reached High-Z. Both are measured from ODTLoff.

When ODT is asserted, it must remain HIGH until ODTH4 is satisfied. If a WRITE command is registered by the DRAM with ODT HIGH, then ODT must remain HIGH until ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (see Figure 4-104). ODTH4 and ODTH8 are measured from ODT registered HIGH to ODT registered LOW or from the registration of a WRITE command until ODT is registered LOW.

### XC3D31BAH-DINA (MCP 2G+4G)

## XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 4-84: Synchronous ODT Parameters

Symbol	Description	Begins at	Defined to	Definition for All	Unit	
				DDR3(L) Speed Bins		
ODTLon	ODT synchronous turn-on	ODT registered HIGH	R <sub>TT(ON)</sub> ±tAON	CWL + AL - 2	tCK	
	delay					
ODTI off	ODT synchronous turn-off	ODT registered HIGH		CWI +AI - 2	tCK	
	delay					
ODTH4	ODT minimum HIGH time	ODT registered HIGH or	ODT registered		tCK	
			e egiote e u	4tCK		
	after ODT assertion or write regis-tration with ODT		LOW			
ODTH8	ODT minimum HIGH time	Write registration with ODT	ODT registered	6tCK	tCK	
OBIIIO	after WRITE (BL8)	HIGH	LOW			
tAON	ODT turn-on relative to	Completion of ODTL on	RTT(ON)	See Table 4-47	ps	
LAON	ODTLon completion		INTRON)			
tAOF	ODT turn-off relative to	Completion of ODTL off	RTT(OFF)	0.5tCK + 0.2tCK	tCK	
i.or	ODTLoff completion		(OFF)	0.0001110.2001		



Transitioning 📈 Don't Care

### Note:

1. AL = 3; CWL = 5; ODTLon = WL = 6.0; ODTLoff = WL - 2 = 6.  $R_{TT,nom}$  is enabled.

### XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 4-104: Synchronous ODT (BC4)

### Notes:

- 1. WL = 7. RTT,nom is enabled. RTT(WR) is disabled.
- 2. ODT must be held HIGH for at least ODTH4 after assertion (T1).
- 3. ODT must be kept HIGH ODTH4 (BC4) or ODTH8 (BL8) after the WRITE command (T7).
- 4. ODTH is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of the WRITE

command with ODT HIGH to ODT registered LOW.

5. Although ODTH4 is satisfied from ODT registered HIGH at T6, ODT must not go LOW before T11 as ODTH4 must also be satisfied from the registration of the WRITE command at T7.

### **ODT Off During READs**

Because the device cannot terminate and drive at the same time, R<sub>TT</sub> must be disabled at least one-half clock

cycle before the READ preamble by driving the ODT ball LOW (if either R<sub>TT,nom</sub> or R<sub>TT(WR)</sub> is enabled). R<sub>TT</sub>

may not be enabled until the end of the postamble, as shown in the following example.

Note: ODT may be disabled earlier and enabled later than shown in Figure 4-105.



Transitioning Don't Care

### Note:

1. ODT must be disabled externally during READs by driving ODT LOW. For example, CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLoff = CWL + AL - 2 = 8. RTT, nom is enabled. RTT(WR) is a "Don't Care".

## XIN 🕱 CUN

### Asynchronous ODT Mode

Asynchronous ODT mode is available when the DRAM runs in DLL on mode and when either  $R_{TT,nom}$  or  $R_{TT(WR)}$  is enabled; however, the DLL is temporarily turned off in precharged power-down standby (via MR0[12]). Additionally, ODT operates asynchronously when the DLL is synchronizing after being reset. See section: Power-Down Mode for definition and guidance over power-down details.

In asynchronous ODT timing mode, the internal ODT command is not delayed by AL relative to the external ODT command. In asynchronous ODT mode, ODT controls  $R_{TT}$  by analog time. The timing parameters tAONPD and tAOFPD replace ODTLon/tAON and ODTLoff/tAOF, respectively, when ODT operates asynchronously.

The minimum  $R_{TT}$  turn-on time (tAONPD [MIN]) is the point at which the device termination circuit leaves High-Z and ODT resistance begins to turn on. Maximum  $R_{TT}$  turnon time (tAONPD [MAX]) is the point at which ODT resistance is fully on. tAONPD (MIN) and tAONPD (MAX) are measured from ODT being sampled HIGH.

The minimum  $R_{TT}$  turn-off time (tAOFPD [MIN]) is the point at which the device termination circuit starts to turn off ODT resistance. Maximum  $R_{TT}$  turn-off time (tAOFPD [MAX]) is the point at which ODT has reached High-Z. tAOFPD (MIN) and tAOFPD (MAX) are measured from ODT being sampled LOW.

то	T1	T2	T3 .	r4 <sup>1</sup>	T5 T	T6	T7	Т8	T9 T	r10	T11	T12	T 13	T14	T15	T16	T17
СК#	X	*X	X	<u> </u>	<b>/</b> /		¥	X	X	XX.	¥	¥\	XX	¥	)	XX.	¥
СКЕ 7Д ////			[[]]]	ΙΠΛ			ITTA	ITTA	////X	////>	////	ITTA		ITT	ITTA		[[]
odt <u>7)   ////</u>												- ////////////////////////////////////			////		
R <sub>tt</sub>			J		o (MIN) ONPD (MAX	) ) )			R <sub>TŢnom</sub>				d (Min) Aofpd (Ma	×	Transitionin	g (777) Dor	n't Care

### Figure 4-106: Asynchronous ODT Timing with Fast ODT Transition

### Note:

1. AL is ignored.

### Table 4-85: Asynchronous ODT Timing Parameters for All Speed Bins

Symbol	Description	Min	Мах	Unit
tAONPD	Asynchronous $R_{TT}$ turn-on delay (power-down with DLL off)	2	8.5	ns
tAOFPD	Asynchronous $R_{TT}$ turn-off delay (power-down with DLL off)	2	8.5	ns
## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

## Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)

There is a transition period around power-down entry (PDE) where the DRAM's ODT may exhibit either synchronous or asynchronous behavior. This transition period occurs if the DLL is selected to be off when in precharge power-down mode by the setting MR0[12] = 0. Power-down entry begins tANPD prior to CKE first being registered LOW, and ends when CKE is first registered LOW. tANPD is equal to the greater of ODTLoff + 1tCK or ODTLon + 1tCK. If a REFRESH command has been issued, and it is in progress when CKE goes LOW, power-down entry ends tRFC after the REFRESH command, rather than when CKE is first registered LOW. Power-down entry then becomes the greater of tANPD and tRFC - REFRESH command to CKE registered LOW.

ODT assertion during power-down entry results in an  $R_{TT}$  change as early as the lesser of tAONPD (MIN) and ODTLon × tCK + tAON (MIN), or as late as the greater of tAONPD (MAX) and ODTLon × tCK + tAON (MAX). ODT de-assertion during power-down entry can result in an  $R_{TT}$  change as early as the lesser of tAOFPD (MIN) and ODTLoff × tCK + tAOF (MIN), or as late as the greater of tAOFPD (MAX) and ODTLoff × tCK + tAOF (MIN), or as late as the greater of tAOFPD (MAX) and ODTLoff × tCK + tAOF (MIN). Table 4-86 summarizes these parameters.

If AL has a large value, the uncertainty of the state of  $R_{\ensuremath{\mathsf{TT}}}$  becomes quite large. This is because ODTLon and

ODTLoff are derived from the WL; and WL is equal to CWL + AL. Figure 4-107 shows three different cases:

- ODT\_A: Synchronous behavior before tANPD.
- ODT\_B: ODT state changes during the transition period with tAONPD (MIN) <ODTLon × tCK + tAON (MIN) and tAONPD (MAX) > ODTLon × tCK + tAON (MAX).
- ODT\_C: ODT state changes after the transition period with asynchronous behavior.

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

XIN 🕱 CUN

## Table 4-86: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period

Description	Min Max								
Power-down entry transition period	Greater of tANPD or tREC - r	Greater of: $tANPD$ or $tREC - refresh to CKE LOW$							
(power-down entry)									
Power-down exit transition period									
(power-down exit)									
ODT to $R_{TT}$ turn-on delay	Lesser of: tAONPD (MIN) (2ns) or	Greater of: tAONPD (MAX) (8.5ns) or							
(ODTLon = WL - 2)	ODTLon × tCK + tAON (MIN)	ODTLon × tCK + tAON (MAX)							
ODT to $R_{TT}$ turn-off delay	Lesser of: tAOFPD (MIN) (2ns) or	Greater of: tAOFPD (MAX) (8.5ns) or							
(ODTLoff = WL - 2)	ODTLoff × tCK + tAOF (MIN)	ODTLoff × tCK + tAOF (MAX)							
tANPD	WL - 1 (greater of ODTLoff + 1 or ODTLon + 1)								
CK# 10 T1 T2 T3	4 T5 T6 T7 T8 T9 T10 T11	T12 T13 Ta0 Ta1 Ta2 Ta3							
Command // NOP ///// REF ///// NOP ///// NOP /////		X NOP X							
*									
synchronous	ODTLoff + *AOFPD (MIN)								
ODT B                         asynchronous 7/   \////   \////   \////   \////   \////									
DRAM R <sub>TT</sub> B									
asynchronous rynchronous	nom Xinger Adopted								
ODT C T VIII VIII VIII VIII VIII									
DRAM R <sub>TT</sub> C	Витеот								
asynchronous -	Con yillioni	tAOFPD (MAX)							
		// Indicates break							

## Figure 4-107: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry Note:

1. AL = 0; CWL = 5; ODTL(off) = WL - 2 = 3.

## Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit)

The DRAM's ODT can exhibit either asynchronous or synchronous behavior during power-down exit (PDX). This transition period occurs if the DLL is selected to be off when in precharge power-down mode by setting MR0[12] to 0. Power-down exit begins tANPD prior to CKE first being registered HIGH, and ends tXPDLL after CKE is first registered HIGH. tANPD is equal to the greater of ODTLoff + 1tCK or ODTLon + 1tCK. The transition period is tANPD + tXPDLL.

ODT assertion during power-down exit results in an  $R_{TT}$  change as early as the lesser of tAONPD (MIN) and ODTLon × tCK + tAON (MIN), or as late as the greater of tAONPD (MAX) and ODTLon × tCK + tAON (MAX). ODT de-assertion during power-down exit may result in an  $R_{TT}$  change as early as the lesser of tAOFPD (MIN) and ODTLoff × tCK + tAOF (MIN), or as late as the greater of tAOFPD (MAX) and ODTLoff × tCK + tAOF (MIN), or as late as the greater of tAOFPD (MAX) and ODTLoff × tCK + tAOF (MIN). Table 4-86 summarizes these parameters.

If AL has a large value, the uncertainty of the  $R_{TT}$  state becomes quite large. This is because ODTLon and ODTLoff are derived from WL, and WL is equal to CWL + AL. Figure 4-108 shows three different cases:

• ODT C: Asynchronous behavior before tANPD.

• ODT B: ODT state changes during the transition period, with tAOFPD (MIN) < ODTLoff × tCK + tAOF (MIN), and ODTLoff × tCK + tAOF (MAX) > tAOFPD (MAX).

	Т	0 1	n i	т2 т	a0 Ta	1 Ta	92 T	13 1	la4 Ta	15 T	a6 T	ъо т	'b1 '	Tb2	Tc0 1	c1	lc2	Td0	Td1
CK# CK	1	X		1	X			<u>χ</u>	XX		(L	XX	×	X(	XX		1	1	J
CKE	$\underline{\mathcal{N}}$	ΠΠλ	Π	ma		VIII		VIII									T W		TV
COMMAND	777	////////		tinden.			OP)(////N		NOP (///) N	OP)/////N	PXXX			NOP	NOP ///// 1		VOP X		NOP
				tANPD	<u> </u>					<sup>t</sup> XP				l n	<u> </u>		)		
			4	1 //				PD	 X transition p	eriod		1			1				
ODT A asynchronous	$\mathbb{Z}$	ΥΛ.	////>	mh		[[]]]).	ITTA	ΠΠλ	ΙΠ		ma				////		m		
DRAM R <sub>TT</sub> A	-	R <sub>TT nom</sub>	I ← tAOF	PD (MIN)													$\square$		
asynchronous			AOFPD (N	(AXA)			-		ODTLoff +	<sup>t</sup> AOF (MIN)	l n	Į	-	))			1 1		
ODT B							4		+ AOFPI	(MAX)	1 11	1		1 1	5454555545	500.6200.600		II DOMINING	¥14.5
or synchronous	Z			W	I VIII	VA_		1 1777	<u>  ////////////////////////////////////</u>	<i>ΠΠ</i> λ	<u>                                     </u>	Ι ////λ	1 1777	1 7/2			1 20		
asynchronous	-			Brr			AOF	PD (MIN)	01050.565	Georgia (Al	1000	alenden	No locale				1 1		
or synchronous	-				1		-/	141414	ODTL	off + <sup>t</sup> AOF (I	MAX)					OD		<sup>t</sup> AOF (MA	X)
ODT C synchronous	T					VIII									T VA	( <i>177</i> )			
DRAM R <sub>TT</sub> C				L_(		, i			R	T.nom	L_l[_			L-l-			<u>      (</u>		>

• ODT A: ODT state changes after the transition period with synchronous response.

ndicates break Transitioning Don't Care

## Figure 4-108: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit Note:

1. CL = 6; AL = CL - 1; CWL = 5; ODTLoff = WL - 2 = 8.

## Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse)

If the time in the precharge power-down or idle states is very short (short CKE LOW pulse), the power-down entry and power-down exit transition periods overlap. When overlap occurs, the response of the DRAM's  $R_{TT}$  to a change in the ODT state can be synchronous or asynchronous from the start of the power-down entry transition period to the end of the power-down exit transition period, even if the entry period ends later than the exit period.

If the time in the idle state is very short (short CKE HIGH pulse), the power-down exit and power-down entry transition periods overlap. When this overlap occurs, the response of the DRAM's  $R_{TT}$  to a change in the ODT state may be synchronous or asynchronous from the start of power-down exit transition period to the end of the powerdown entry transition period.



### Figure 4-109: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping

### Note:



## Figure 4-110: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping Note:

1. AL = 0, WL = 5, tANPD = 4.

## NAND FLASH SPECIFICATION

## **General Description**

The XC3D31BAH-DINA NAND FLASH memory provides a storage solution for embedded systems with limited space, pins and power. It is ideal for code shadowing to RAM, solid state applications and storing media data such as, voice, video, text and photos. The device operates on a single 2.7V to 3.6V power supply with active current consumption as low as 25mA at 3V and 10uA for CMOS standby current.

The memory array totals 276,824,064bytes, and organized into 2,048 erasable blocks of 135,168bytes. Each block consists of 64 programmable pages of 2,112bytes each. Each page consists of 2,048bytes for the main data storage area and 64bytes for the spare data area (The spare area is typically used for error management functions).

The XC3D31BAH-DINA supports the standard NAND FLASH memory interface using the multiplexed 8-bit bus to transfer data, addresses, and command instructions. The five control signals, CLE, ALE, CE#, RE# and WE# handle the bus interface protocol. Also, the device has two other signal pins, the WP# (Write Protect) and the R/B# (Ready/Busy) for monitoring the device status.

### Addressing

#### Table 5-1 Address Cycle Map

Bus cycle	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
1 <sup>st</sup> Cycle	A7	A6	A5	A4	A3	A2	A1	A0
2 <sup>nd</sup> Cycle	L	L	L	L	A11	A10	A9	A8
3 <sup>rd</sup> Cycle	A19	A18	A17	A16	A15	A14	A13	A12
4 <sup>th</sup> Cycle	A27	A26	A25	A24	A23	A22	A21	A20
5 <sup>th</sup> Cycle	L	L	L	L	L	L	L	A28

### Notes:

1. "L" indicates a low condition, which must be held during the address cycle to insure correct processing.

2. A0 to A11 during the 1<sup>st</sup> and 2<sup>nd</sup> cycles are column addresses. A12 to A28 during the 3<sup>rd</sup>, 4<sup>th</sup> and 5<sup>th</sup> cycles are row addresses.

3. A18 is plane address

4. The device ignores any additional address inputs that exceed the device's requirement.

## MODE SELECTION TABLE

### Table 5-2 Mode Selection

	MODE	CLE	ALE	CE#	WE#	RE#	WP#
Read	Command input	Н	L	L	Ъ	Н	х
mode	Address input	L	Н	L	Ъ	H	х
Command input Program		н	L	L	╶∟ғ	Н	н
Erase — mode	Address input	L	н	L	Ŀ	Н	Н
	Data input	L	L	L	Ъ	Н	н
Sequential F	Read and Data output	L	L	L	н	ЪГ	х
Durir	ng read (busy)	х	х	х	х	н	х
During	program (busy)	х	х	х	х	х	Н
Durin	ig erase (busy)	х	х	х	х	х	Н
W	/rite protect	х	х	Х	х	Х	L
	Standby	х	х	н	х	Х	0V/Vcc

## Notes:

1. "H" indicates a HIGH input level, "L" indicates a LOW input level, and "X" indicates a Don't Care Level.

2. WP# should be biased to CMOS HIGH or LOW for standby.

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

## XIN & CUN COMMAND TABLE

## Table 5-3 Command Table

COMMAND	1 <sup>st</sup> CYCLE	2 <sup>nd</sup> CYCLE	3 <sup>rd</sup> CYCLE	4 <sup>th</sup> CYCLE	Acceptable during busy
PAGE READ	00h	30h			
READ for COPY BACK	00h	35h			
SEQUENTIAL CACHE READ	31h				
RANDOM CACHE READ	00h	31h			
LAST ADDRESS CACHE READ	3Fh				
READ ID	90h				
READ STATUS	70h				Yes
RESET	FFh				Yes
PAGE PROGRAM	80h	10h			
PROGRAM for COPY BACK	85h	10h			
CACHE PROGRAM	80h	15h			
BLOCK ERASE	60h	D0h			
RANDOM DATA INPUT*1	85h				
RANDOM DATA OUTPUT*1	05h	E0h			
READ PARAMETER PAGE	ECh				
READ UNIQUE ID	EDh				
GET FEATURES	EEh				
SET FEATURES	EFh				
READ STATUS ENHANCED	78h				Yes
TWO PLANE READ PAGE	00h	00h	30h		
TWO PLANE READ FOR COPY BACK	00h	00h	35h		
TWO PLANE RANDOM DATA READ	06h	E0h			
TWO PLANE PROGRAM(TRADITIONAL)	80h	11h	81h	10h	
TWO PLANE PROGRAM(ONFI)	80h	11h	80h	10h	
TWO PLANE CACHE PROGRAM(START/CONTINUE)(TRADITIONAL)	80h	11h	81h	15h	
TWO PLANE CACHE PROGRAM(START/CONTINUE)	80h	11h	80h	15h	
TWO PLANE CACHE PROGRAM(END)(TRADITIONAL)	80h	11h	81h	10h	
TWO PLANE CACHE PROGRAM(END)(ONFI)	80h	11h	80h	10h	
TWO PLANE PROGRAM FOR COPY BACK(TRADITIONAL)	85h	11h	81h	10h	
TWO PLANE PROGRAM FOR COPY BACK(ONFI)	85h	11h	85h	10h	
TWO PLANE BLOCK ERASE(TRADITIONAL)	60h	60h	D0h		
TWO PLANE BLOCK ERASE(ONFI)	60h	D1h	60h	D0h	

Notes:

1. RANDOM DATA INPUT and RANDOM DATA OUTPUT command is only to be used within a page.

2. Any commands that are not in the above table are considered as undefined and are prohibited as inputs.

3. Do not cross plane address boundaries when using Copy Back Read and Program for copy back.

## **Device Operations**

### **READ** Operation

### PAGE READ (00h-30h)

When the device powers on, 00h command is latched to command register. Therefore, system only issues five address cycles and 30h command for initial read from the device. This operation can also be entered by writing 00h command to the command register, and then write five address cycles, followed by writing 30h command. After writing 30h command, the data is transferred from NAND array to Data Register during the transfer progress can be done by monitoring the status of the R/B# signal output. R/B# signal will be LOW during data transfer. Also, there is an alternate method by using the READ STATUS (70h) command. If the READ STATUS command is issued during read operation, the Read (00h) command must be re-issued to read out the data from Data Register. When the data transfer is complete, R/B# signal goes HIGH, and the data can be read from Data Register by toggling RE#. Read is sequential from initial column address to the end of the page. (See Figure 5-1)



### Figure 5-1 Page Read Operations

#### CACHE READ OPERATIONS

To obtain a higher degree of performance read operations, the device's Cache and Data Register can be used independent of each other. Data can be read out from the Cache Register, while array data is transferred from the NAND Array to the Data Register.

The CACHE READ mode starts with issuing a PAGE READ command (00h-30h) to transfer a page of data from NAND array to the Cache Register. R/B# signal will go LOW during data transfer indicating a busy status. Copying the next page of data from the NAND array to the Data Register while making the Cache Register page data available is done by issuing either a SEQUENTIAL CACHE READ (31h) or RANDOM CACHE READ (00h-31h) command. The SEQUENTIAL CACHE READ mode will copy the next page of data in sequence from the NAND array to the Data Register or use the RANDOM CACHE READ mode (00h-31h) to copy a random page of data from NAND array to the Data Register. The R/B# signal goes LOW for a period of tRCBSY during the page data transfer from NAND array to the Data Register. When R/B# goes HIGH, this means that the Cache Register data is available and can be read out of the Cache Register by with toggling RE#, which starts at address column 0. If it is desired to start at a different column address, a RANDOM DATA OUTPUT (05h-E0h) command can be used to change the column address to read out the data.

At this point in the procedure when completing the read of the desired number of bytes, one of two things can be chosen. Continue CACHE READ (31h or 00h-31h) operations or end the CACHE READ mode with a LAST ADDRESS CACHE READ (3Fh) command.

To continue with the read operations, execute the CACHE READ (31h or 00h-31h) command. The R/B# signal goes LOW for the period of tRCBSY while data is copied from Data Register to the Cache Register and the next page of data starts being copied from the NAND array to the Data Register. When R/B# signal goes HIGH signifying that the Cache Register data is available, at this time RE# can start toggling to output the desired data starting at column 0 address or using the RANDOM DATA OUTPUT command for random column address access.

To terminate the CACHE READ operations a LAST ADDRESS CACHE READ (3Fh) command is issued, R/B# signal goes LOW and the Data Register contents is copied to the Cache Register. At the completion of the Data Register to Cache Register transfer, R/B# goes HIGH indicating data is available at the output of the Cache Register. At this point Data can be read by toggling RE# starting at column address 0 or using the RANDOM DATA OUTPUT command for random column address access. The device NAND array is ready for next command set.

### SEQUENTIAL CACHE READ (31h)

The SEQUENTIAL CACHE READ (31h) copies the next page of data in sequence within block to the Data Register while the previous page of data in the Cache Register is available for output. This is done by issuing the command (31h), R/B# signal goes LOW and the SR bits 6 and 5 = "00" for the period of tRCBSY. When R/B# signal goes HIGH and SR bits 6 and 5 = "10", data at the Cache Register is available. The data can be read out from the Cache Register by toggling RE#, starting address is column 0 or by using the RANDOM DATA OUTPUT command for random column address access.



Figure 5-2 Sequential Cache Read Operations

#### RANDOM CACHE READ (00h-31h)

The RANDOM CACHE READ (00h-31h) will copy a particular page from NAND array to the Data Register while the previous page of data is available at the Cache Register output. Perform this function by first issuing the 00h command to the Command Register, then writing the five address cycles for the desired page of data to the Address Register. Then write the 31h command to the Command Register. Note; the column address bits are ignored.

After the RANDOM CACHE READ command is issued, R/B# signal goes LOW and SR bits 6 and 5 equal "00" for the period of tRCBSY. When R/B# signal goes HIGH and SR bits 6 and 5 equal "10", the page data in the Cache Register is available. The data can read out from the Cache Register by toggling RE#, the starting column address will be 0 or use the RANDOM DATA OUTPUT (05h-E0h) command change the column address to start reading out the data.



Figure 5-3 Random Cache Read Operation

### LAST ADDRESS CACHE READ (3Fh)

The LAST ADDRESS CACHE READ (3Fh) copies a page of data from the Data Register to the Cache Register without starting the another cache read. After writing the 3Fh command, R/B# signal goes LOW and SR bits 6 and 5 equals "00" for the period of tRCBSY. When R/B# signal goes HIGH and SR bits 6 and 5 equals "11", the Cache Register data is available, and the device NAND array is in ready state. The data can read out from the Cache Register by toggling RE#, starting at address column 0 or us RANDOM DATA OUTPUT (05h-E0h) command to change the column address to read out the data.



Figure 5-4 Last Address Cache Read Operation

### TWO PLANE READ (00h-00h-30h)

TWO PLANE READ (00h-00h-30h) transfers two pages data from the NAND array to the data registers. Each page address have to be indicated different plane address.

To set the TWO PLANE READ mode, write the 00h command to the command register, and then write five address cycles for plane 0. Secondly, write the 00h command to the command register, and five address cycles for plane 1. Finally, the 30h command is issued. The first-plane and second-plane addresses must be identical for all of issued address except plane address.

After the 30h command is written, page data is transferred from both planes to their respective data registers in  ${}_{t}R$ . R/B# goes LOW while these are transferred. When the transfers are complete, R/B# goes HIGH. To read out the data, at first, system writes TWO PLANE RAMDOM DATA READ (06h-E0h) command to select a plane, next, repeatedly pulse RE# to read out the data from selected plane. To change the plane address, issues TWO PLANE RANDOM DATA READ (06h-E0h) command to select a plane address, then repeatedly pulse RE# to read out the data register.

Alternatively, data transfers can be monitored by the READ STATUS (70h). When the transfers are complete, SR bit 6 is set to 1. To read data from the first of the two planes even when READ STATUS ENHANCED (78h) command is used, the system must issue the TWO PLANE RANDOM DATA READ (06h-E0h) command at first and pulse RE# repeatedly.

Write a TWO PLANE RANDOM DATA READ (06h-E0h) command to select the other plane, after the data cycle is complete. Pulse RE# repeatedly to output the data beginning at the specified column address,

During TWO PLANE READ operation, the READ STATUS ENHANCED (78h) command is prohibited.



2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 5-5 Two Plane Read Page (00h-00h-30h) Operation

### RANDOM DATA OUTPUT (05h-E0h)

The RANDOM DATA OUTPUT allows the selection of random column addresses to read out data from a single or multiple of addresses. The use of the RANDOM DATA OUTPUT command is available after the PAGE READ (00h-30h) sequence by writing the 05h command following by the two cycle column address and then the E0h command. Toggling RE# will output data sequentially. The RANDOM DATA OUTPUT command can be issued multiple times, but limited to the current loaded page.



Figure 5-6 Random Data Output

#### TWO PLANE RANDOM DATA OUTPUT (06h-E0h)

TWO PLANE RANDOM DATA READ (06h-E0h) command can indicate to specified plane and column address on cache register. This command is accepted by a device when it is ready. Issuing 06h to the command register, two column address cycles, three row address cycles, E0h are followed, this enables data output mode on the address device's cache register at the specified column address. After the E0h command, the host have to wait at least tWHR before requesting data output. The selected device is in data output mode until another valid command is issued.

The TWO PLANE RANDOM DATA READ (06h-E0h) command is used to select the cache register to be enabled for data output. When the data output is complete on the selected plane, the command can be issued again to start data output on another plane.

If there is a need to update the column address without selecting a new cache register, the RANDOM DATA READ (05h-E0h) command can be used instead.

## XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 5-7 Two Plane Random Data Read (06h-E0h) Operation

#### READ ID (90h)

READ ID command is comprised of two modes determined by the input address, device (00h) or ONFI (20h) identification information. To enter the READ ID mode, write 90h to the Command Register followed by a 00h address cycle, then toggle RE# for 5 single byte cycles, XC3D31BAH-DINA. The pre-programmed code includes the Manufacturer ID, Device ID, and Product-Specific Information (see Table 5-4). If the READ ID command is followed by 20h address, the output code includes 4 single byte cycles of ONFI identifying information (See Table 5-5). The device remains in the READ ID Mode until the next valid command is issued.





2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 5-4 Device ID and configuration codes for Address 00h

Port Number	1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>	5 <sup>th</sup>
Fait Nulliber	Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle
XC3D31BAH-DINA	EFh	DAh	90h	95h	04h
				Page Size:2KB	
Description	MFR ID	Device ID	Cache	Spare Area Size:64b	
			Programming	BLK Size w/o Spare:128KB	
			Supported		

### Table 5-5 ONFI identifying codes for Address 20h

Part Number	1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>
	Byte/Cycle	Byte/Cycle	Byte/Cycle	Byte/Cycle
XC3D31BAH-DINA	4Fh	4Eh	46h	49h

### **READ PARAMETER PAGE (ECh)**

READ PARAMETER PAGE can read out the device's parameter data structure, such as, manufacturer information, device organization, timing parameters, key features, and other pertinent device parameters. The data structure is stored with at least three copies in the device's parameter page. Figure 5-9 shows the READ PARAMETER PAGE timing. The RANDOM DATA OUTPUT (05h-E0h) command is supported during data output.



Figure 5-9 Read Parameter Page

XIN 🕱 CUN

## XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 5-6 Parameter Page Output Value

Byte	Description		Value
0-3	Parameter page	signature	4Fh, 4Eh, 46h, 49h
4-5	Revision number		02h, 00h
6-7	Features supported		18h,00h
8-9	Optional comma	ands supported	3Fh,00h
10-31	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,
32-43	Device manufac	turer	57h, 49h, 4Eh, 42h, 4Fh, 4Eh, 44h, 20h, 20h, 20h, 20h, 20h
44-63	Device model	XC3D31BAH-DINA	57h,32h,39h,4Eh,30h,32h,47h,56h,20h,20h,20h,20h,20h,20h,20h,
64	Manufacturer ID		EFh
65-66	Date code		00h, 00h
67-79	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,
80-83	# of data bytes	per page	00h, 08h, 00h, 00h
84-85	# of spare bytes per page		40h, 00h
86-89	# of data bytes per partial page		00h, 02h, 00h, 00h
90-91	# of spare bytes	per partial page	10h, 00h
92-95	# of pages per b	block	40h, 00h, 00h, 00h
96-99	# of blocks per u	unit	00h, 08h, 00h, 00h
100	# of logical units	3	01h
101	# of address cyc	cles	23h
102	# of bits per cell		01h
103-104	Bad blocks max	imum per unit	28h, 00h
105-106	Block endurance	е	01h, 05h
107	Guaranteed vali	d blocks at beginning of	01h
108-109	Block endurance for guaranteed valid		00h, 00h
110	# of programs per page		04h
111	Partial program	ming attributes	00h
112	# of ECC bits		01h
113	# of interleaved	address bits	01h
114	Interleaved oper	ration attributes	0Ch
115-127	Reserved		00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,

XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

Table 5-6	Parameter	Page	Output	Value
-----------	-----------	------	--------	-------

Byte	Description	Value
128	I/O pin capacitance	0Ah
129-130	Timing mode support	1Fh, 00h
131-132	Program cache timing	1Fh, 00h
133-134	Maximum page program time	BCh, 02h
135-136	Maximum block erase time	10h, 27h
137-138	Maximum random read time	19h, 00h
139-140	tCCS minimum	46h, 00h
141-163	Reserved	00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h,
164-165	Vendor specific revision #	01h,00h
166-253	Vendor specific	00h
254-255	Integrity CRC	Set at shipment
256-511	Value of bytes 0-255	
512-767	Value of bytes 0-255	
>767	Additional redundant parameter pages	

### READ STATUS (70h)

The XC3D31BAH-DINA has an 8-bit Status Register which can be read during device operation. Refer to Table 5-6 for specific Status Register definitions. After writing 70h command to the Command Register, read cycles will only read from the Status Register. The status can be read from I/O [7:0] outputs, as long as CE# and RE# are LOW. Note; RE# does not need to be toggled for Status Register read. The Command Register remains in status read mode until another command is issued. To change to normal read mode, issue the PAGE READ (00h) command. After the PAGE READ command is issued, data output starts from the initial column address.



Figure 5-10 Read Status Operation

## XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### Table 5-7 Status Register Bit Definition

SR bit	Page Read	Cache Read	Page	Cache	Block Frase	Definition
Cit Dit			Program	Program		
I/O 0	NotUse	NotUse	Pass/Fail	Pass/Fail(N)	Pass/Fail	0=Successful Program/Erase
1/0 0	Not Use	Not Use	1 433/1 41		1 435/1 41	1=Error in Program/Erase
I/O 1	Not Use	Not Use	Not Use	Pass/Fail(N-1)	Not Use	0=Successful Program
				. ,		1=Error in Program
I/O 2	Not Use	Not Use	Not Use	Not Use	Not Use	0
I/O 3	Not Use	Not Use	Not Use	Not Use	Not Use	0
I/O 4	Not Use	Not Use	Not Use	Not Use	Not Use	0
I/O 5	Readv/Busv	Readv/Busv1	Readv/Busv	Readv/Busv	Readv/Busv	Ready = 1
	<b>J</b>	<b>J</b>	<b>J</b>	, , , , , , , , , , , , , , , , , , ,	<b>J</b>	Busy = 0
I/O 6	Ready/Busy	Cache	Ready/Busy	Cache	Ready/Busy	Ready = 1
		Ready/Busy2		Ready/Busy		Busy = 0
I/O 7	Write Protect	Write Protect	Write Protect	Write Protect	Write Protect	Unprotected = 1
						Protected = 0

Notes:

1. SR bit 5 is 0 during the actual programming operation. If cache mode is used, this bit will be 1 when all internal operations are

complete.

2. SR bit 6 is 1 when the Cache Register is ready to accept new data. R/B# follows bit 6.

### **READ STATUS ENHANCED (78h)**

The READ STATUS ENHANCED (78h) command returns the status of the addressed plane on a target even when it is busy (SR bit 6 = 0).

Writing 78h to the command register, followed by three row address cycles containing the page, plane and block addresses that is same as executed addresses, puts the device into read status mode. The device stays in this mode until another valid command is issued.

The device status is returned when the host requests data output. The SR bit 6 and SR bit 5 bits of the status register are shared for all planes on the device. The SR bit 1 and SR bit 0 bits are specific to the plane specified in the row address.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

The READ STATUS ENHANCED (78h) command also enables the device for data output. To begin data output following a READ operation after the device is ready (SR bit 6 = 1), issue the READ MODE (00h) command, then begin data output. If the host needs to change the cache register that will output data, use the TWO PLANE RANDOMDATA READ (06h-E0h) command after the device is ready

Use of the READ STATUS ENHANCED (78h) command is prohibited when OTP mode is enabled. It is also prohibited following some of the other reset, identification.





#### **READ UNIQUE ID (EDh)**

The XC3D31BAH-DINA NAND FLASH device has a method to uniquely identify each NAND FLASH device by using the READ UNIQUE ID command. The format of the ID is limitless, but the ID for every NAND FLASH device manufactured, will be guaranteed to be unique.

Numerous NAND controllers typically use proprietary error correction code (ECC) schemes. In these cases CHIPSIP cannot protect unique ID data with factory programmed ECC. However, to ensure data reliability, CHIPSIP will program the NAND FLASH devices with 16 bytes of unique ID code, starting at byte 0 on the page, immediately followed by 16 bytes of the complement of that unique ID. The combination of these two actions is then repeated 16 times. This means the final copy of the unique ID will resides at location byte 511. At this point an XOR or exclusive operation can be performed on the first copy of the unique ID and its complement. If the unique ID is good, the results should yield all the bits as 1s. In the event that any of the bits are 0 after the XOR operation, the procedure can be repeated on a subsequent copy of the unique ID data.

## XIN 🕸 CUN

### 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



### Figure 5-12 Read Unique ID

## **PROGRAM** Operation

### PAGE PROGRAM (80h-10h)

The XC3D31BAH-DINA Page Program command will program pages sequentially within a block, from the lower order page address to higher order page address. Programming pages out of sequence is prohibited. The XC3D31BAH-DINA supports partial-page programming operations up to 4 times before an erase is required if partitioning a page. Note; programming a single bit more than once without first erasing it is not supported.

### SERIAL DATA INPUT (80h)

Page Program operation starts with the execution of the Serial Data Input command (80h) to the Command Register, following next by inputting five address cycles and then the data is loaded. Serial data is loaded to Cache Register with each WE# cycle. The Program command (10h) is written to the Command Register after the serial data input is finished. At this time the internal write state controller automatically executes the algorithms for program and verifies operations. Once the programming starts, determining the completion of the program process can be done by monitoring the R/B# output or the SR bit 6, which will follow the R/B# signal. R/B# will stay LOW during the internal array programming operation during the period of (tPROG). During page program operation, only two commands are available, READ STATUS (70h) and RESET (FFh). When the device status goes to the ready state, SR bit 0 (I/O0) indicates whether the program operation passed (Bit0=0) or failed (Bit0=1), (see Figure 5-13). The Command Register remains in read status mode until the next command is issued.





### RANDOM DATA INPUT (85h)

After the Page Program (80h) execution of the initial data has been loaded into the Cache Register, if the need for additional writing of data is required, using the RANDOM DATA INPUT (85h) command can perform this function to a new column address prior to the Program (10h) command. The RANDOM DATA INPUT command can be issued multiple times in the same page (See Figure 5-14).



#### Figure 5-14 Random Data Input

#### CACHE PROGRAM (80h-15h)

CACHE PROGEAM (80h) command is started by writing the command to the Command Register. The next writes should be five cycles of address, and then either writing a full or partial page of input data into the Cache Register. Issuing the CACHE PROGRAM (15h) command to the Command Register, starting transferring data from the Cache Register to the Data Register on the rising edge of WE# and R/B# will go LOW. Programming to the array starts after the data has been copied into the Data Register and R/B# returns to HIGH.

When R/B# returns to HIGH, the next input data can be written to the Cache Register by issuing another CACHE PROGRAM command series. The time R/B# goes LOW, is typical controlled by the actual programming time. The time for the first programming pass equals the time it takes to transfer the data from the Cache Register to the Data Register. On the second and subsequent programming passes, data transfer from the Cache Register to the Data Register is held until Data Register content is programming into the NAND array.

The CACHE PROGRAM command can cross block address boundaries. RANDOM DATA INPUT (85h) commands are permitted with CACHE PROGRAM operations. Status Register's Cache R/B# Bit 6 (I/O6) can be read after issuing the READ STATUS (70h) command for confirming when the Cache Register is ready or busy. R/B#, always follows SR bit 6 (I/O6). Status Register's R/B# Bit 5 (I/O5) can be polled to determine whether the array programming is in progress or completed for the current programming cycle.

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

If only R/B# is used for detecting programming status, the last page of the program sequence must use the PAGE PROGRAM (10h) command instead of the CACHE PROGRAM (15h) command. If the CACHE PROGRAM (15h) command is used every time, including the last page programming, Status Register's Bit 5 (I/O5) must be used to determine when programming is complete.

Status Register's Pass/Fail, Bit 1 (I/O1) returns the pass/fail status for the previous page when Status Register's Bit 6 (I/O6) equals a "1" (ready state). The pass/fail status of the current PROGRAM operation is returned with Status Register's Bit 0 (I/O0) when Bit 5 (I/O5) of the Status Register equals a "1" (ready state) as shown in Figure 5-15 and 5-16.

The CACHE PROGRAM command cannot be used on blocks 0-3 if used as boot blocks.



Figure 5-15 Cache Program Start

## XIN 🕱 CUN

## XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 5-16 Cache Program End

#### **TWO PLANE PAGE PROGRAM**

TWO PLANE PAGE PROGRAM command make it possible for host to input data to the addressed plane's cache register and queue the cache register to be moved to the NAND FLASH array. This command can be issued several times. Each time a new plane address is specified that plane is also queued for data transfer. To input data for the final plane and to begin the program operation for all previously queued planes, either the PAGE PROGRAM command or the CACHE PROGRAM command have to be issued. All of the queued planes will move the data to the NAND FLASH array. When it is ready (SR bit 6 = 1), this command is accepted.

At the block and page address is specified, input a page to the cache register and queue it to be moved to the NAND FLASH array, the 80h is issued to the command register. Unless this command has been preceded by a TWO PLANE PAGE PROGRAM command, issuing the 80h to the command register clears all of the cache registers' contents on the selected target. Write five address cycles containing the column address and row address; data input cycles follow. Serial data is input beginning at the column address specified. At any time, while the data input cycle, the RANDOM DATA INPUT (85h) command can be issued. When data input is complete, write 11h to the command register. The device will go busy (SR bit 6 = 0, SR bit 5 = 0) for tDBSY.

To ascertain the progress of tDBSY, the host can monitor the target's R/B# signal or, the status operations (70h, 78h) can be used alternatively, When the device status shows that it is ready (SR bit 6 = 1), additional TWO PLANE PAGE PROGRAM commands can be issued to queue additional planes for data transfer, then, the PAGE PROGRAM or CACHE PROGRAM commands can be issued.

When the PAGE PROGRAM command is used as the final command of a two plane program operation, data is transferred from the cache registers to the NAND FLASH array for all of the addressed planes during tPROG. When the device is ready (SR bit 6 = 1, SR bit 5 = 1), the host should check the status of the SR bit 0 for each of the planes to verify that programming completed successfully.

When the CACHE PROGRAM command is used as the final command of a program cache two plane operation, data is transferred from the cache registers to the data registers after the previous array operations completed. Then, the data is moved from the data registers to the NAND FLASH array for all of the addressed planes. This occurs while tCBSY. After tCBSY, the host should check the status of the SR bit 1 for each of the planes from the previous program cache operation, if any, to verify that programming completed successfully.

## XIN 📚 CUN

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

When system issues TWO PLANE PAGE PROGRAM, PAGE PROGRAM, and CACHE PROGRAM commands, READ STATUS (70h) command can confirm whether the operation(s) passed or failed. If the status after READ STATUS (70h) command indicates an error (SR bit 0 = 1 and/or SR bit 1 = 1), READ STATUS ENHANCED (78h) command can be determined which plane is failed.

TWO PLANE PROGRAM commands require five-cycle addresses, one address indicates the operational plane.

These addresses are subject to the following requirements:

- The column address bits must be valid address for each plane
- The plane select bit, A18, must be set to "L" for 1st address input, and set to "H" for 2nd address input.
- •The page address (A17-A12) and block address (A28-A19) of first input are don't care. It follows secondary inputted page address and block address.

Two plane operations must be same type operation across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.



1. The same row address, except for A18, is applied to the two blocks.

2. Any command between 11h and 81h is prohibited except 70h, 78h, and FFh



Figure 5-17 Two Plane Page Program

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



1. In this figure the Read Status Register (70h) is used, but the Read Status Enhanced

#### Figure 5-18 Two Plane Cache Program

XIN 🕱 CUN

### **COPY BACK Operation**

Copy Back operations require two command sets. Issue a READ for COPY BACK (00h-35h) command first, then the PROGRAM for COPY BACK (85h-10h) command. Copy back operations are only supported within a same plane.

### READ for COPY BACK (00h-35h)

The READ for COPY BACK command is used together with the PROGRAM for COPY BACK (85h- 10h) command. To start execution, READ for COPY BACK (00h) command is written to the Command Register, followed by the five cycles of the source page address. To start the transfer of the selected page data from the memory array to the Cache Register, write the 35h command to the Command Register.

After execution of the READ for COPY BACK command sequence and R/B# returns to HIGH marking the completion of the operation, the transferred data from the source page into the Cache Register may be read out by toggling RE#. Data is output sequentially from the column address that was originally specified with the READ for COPY BACK command. RANDOM DATA OUTPUT (05h-E0h) commands can be issued multiple times without any limitation after READ for COPY BACK command has been executed (see Figures 5-19 and 5-20).

At this point the device is in ready state to accept the PROGRAM for COPY BACK command.

#### PROGRAM for COPY BACK (85h-10h)

After the READ for COPY BACK command operation has been completed and R/B# goes HIGH, the PROGRAM for COPY BACK command can be written to the Command Register. The command results in the transfer of data from the Cache Register to the Data Register, then internal operations start programming of the new destination page. The sequence would be, write 85h to the Command Register, followed by the five cycle destination page address to the NAND array. Next write the 10h command to the Command Register; this will signal the internal controller to automatically start to program the data to new destination page. During this programming time, R/B# will LOW. The READ STATUS command can be used instead of the R/B# signal to determine when the program is complete. When SR bit 6 (I/O6) equals to "1", SR bit 0 (I/O0) will indicate if the operation was successful or not.

The RANDOM DATA INPUT (85h) command can be used during the PROGRAM for COPY BACK command for modifying the original data. Once the data is copied into the Cache Register using the READ for COPY BACK (00h-35h) command, follow by writing the RANDOM DATA INPUT (85h) command, along with the address of the data to be changed. The data to be changed is placed on the external data pins. This operation copies the data into the Cache Register. Once the 10h command is written to the Command Register, the original data and the modified data are transferred to the Data Register, and programming of the new page commences. The RANDOM DATA INPUT command can be issued numerous times without limitation, as necessary before starting the programming sequence with 10h command.

Since COPY BACK operations do not use external memory and the data of source page might include a bit errors, a competent ECC scheme should be developed to check the data before programming data to a new destination page.

#### TWO PLANE READ for COPY BACK

To improve read through rate, TWO PLANE READ for COPY BACK operation is copied data concurrently from one or two plane to the specified cache registers.

TWO PLANE PROGRAM for COPY BACK command can move the data in two pages from the cache registers to different pages. This operation improves system performance than PROGRAM for COPY BACK operation.

#### TWO PLANE PROGRAM for COPY BACK

Function of TWO PLANE PROGRAM for COPY BACK command is equal to TWO-PLANE PAGE PROGRAM command, except that when 85h is written to the command register, then cache register contents are not cleared. Refer to TWO-PLANE PAGE PROGRAM for more details features.



Figure 5-19 Program for copy back Operation



Figure 5-20 Copy Back Operation with Random Data Input

XIN 🕸 CUN

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 5-23 Two Plane Program for copy back

XIN 🕸 CUN

## XIN 🕱 CUN

### **BLOCK ERASE Operation**

### BLOCK ERASE (60h-D0h)

Erase operations happen at the architectural block unit. This XC3D31BAH-DINA has 2048 erase blocks. Each block is organized into 64 pages (2112 bytes/page), 132K bytes (128K + 4K bytes)/block. The BLOCK ERASE command operates on a block by block basis.

Erase Setup command (60h) is written to the Command Register. Next, the three cycle block address is written to the device. The page address bits are loaded during address block address cycle, but are ignored. The Erase Confirm command (D0h) is written to the Command Register at the rising edge of WE#, R/B# goes LOW and the internal controller automatically handles the block erase sequence of operation. R/B# goes LOW during Block Erase internal operations for a period of tBERS,

The READ STATUS (70h) command can be used for confirm block erase status. When SR bit 6 (I/O6) becomes to

"1", block erase operation is finished. SR bit 0 (I/O0) will indicate a pass/fail condition (see Figure 5-24).



Figure 5-24 Block Erase Operation

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

## XIN 🕸 CUN

#### TWO PLANE BLOCK ERASE

TWO PLANE BLOCK ERASE (60h-D1h) command indicates two blocks in the specified plane that is to be erased. To start ERASE operation for indicated blocks in the specified plane, write the BLOCK ERASE (60h-D0h) command.

To indicate a block to be erased, writing 60h to the command register, then, write three address cycles containing the row address, the page address is ignored. By writing D1h command to command register, the device will go busy (SR bit 6 = 0, SR bit 5 = 0) for tDBSY.

To confirm busy status during tDBSY, the host can monitor R/B# signal. Instead, system can use READ STATUS (70h) or READ STATUS ENHANCED (78h) commands. When the status shows ready (SR bit 6 = 1, SR bit 5 = 1), additional TWO PLANE BLOCK ERASE commands can be issued for erasing two blocks in a specified plane.

When system issues TWO PLANE BLOCK ERASE (60h-D1h), and BLOCK ERASE (60h-D0h) commands, READ STATUS (70h) command can confirm whether the operation(s) passed or failed. If the status after READ STATUS (70h) command indicates an error (SR bit 0 = 1), READ STATUS ENHANCED (78h) command can be determined which plane is failed.

TWO PLANE BLOCK ERASE commands require three cycles of row addresses; one address indicates the operational plane. These addresses are subject to the following requirements:

• The plane select bit, A18, must be different for each issued address.

• Block address (A28-A19) of first input is don't care. It follows secondary inputted block address.

Two plane operations must be same type operation across the planes; for example, it is not possible to perform a PROGRAM operation on one plane with an ERASE operation on another.



Figure 5-25 Two Plane Block Erase Operation

## XIN 🕱 CUN

### **RESET Operation**

### **RESET (FFh)**

READ, PROGRAM, and ERASE commands can be aborted by the RESET (FFh) command during the time the XC3D31BAH-DINA is in the busy state. The Reset operation puts the device into known status.

The data that is processed in either the programming or erasing operations are no longer valid. This means the data can be partially programmed or erased and therefore data is invalid. The Command Register is cleared and is ready to accept next command. The Data Register and Cache Register contents are marked invalid.

The Status Register indicates a value of E0h when WP# is HIGH; otherwise a value of 60h is written when WP# is LOW. After RESET command is written to the command register, R/B# goes LOW for a period of tRST (see Figure 5-26).





## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### **FEATURE** Operation

The GET FEATURES (EEh) and SET FEATURES (EFh) commands are used to change the NAND FLASH device behavior from the default power on settings. These commands use a one-byte feature address to determine which feature is to be read or modified. A range of 0 to 255 defines all features; each is described in the features table (see Table 5-8 thru 5-10). The GET FEATURES (EEh) command reads 4-Byte parameter in the features table (See GET FEATURES function). The SET FEATURES (EFh) command places the 4-Byte parameter in the features table (See SET FEATURES function).

When a feature is set, meaning it remains active by default until the device is powered off. The set feature remains the set even if a RESET (FFh) command is issued.

#### Table 5-8 Features

Feature address	Description
00h	N.A
02h-7Fh	Reserved
80h	Vendor specific parameter : Programmable I/O drive strength
81h	Vendor specific parameter : Programmable R/B# pull-down strength
82h-FFh	Reserved

Feature Address 80h: Programmable I/O Drive Strength

#### Table 5-9 Feature Address 80h

Sub feature	Options	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
parameter											
P1											
	Full (default)	Reserved (0)							0	00h	1
I/O drive	Three-quarters	Reserved (0)						0	1	01h	
	One-half	Reserved (0)							0	02h	
strength	One-quarter	Reserved (0)						1	1	03h	
P2											
		Reserved (0)								00h	
P3											
		Reserved (0)							00h		
P4											
		Reserved (0)								00h	

#### Note:

1. The default drive strength setting is Full strength. The Programmable I/O Drive Strength mode is used to change from the default I/O drive strength. Drive strength should be selected based on expected loading of the memory bus. This table shows the four supported output drive-strength settings. The device returns to the default drive strength mode when a power cycle has occurred. AC timing parameters may need to be relaxed if I/O drive strength is not set to full.

2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

# XIN CUN 4G k Feature Address 81h: Programmable R/B# Pull-down Strength

### Table 5-10 Feature Address 81h

Sub feature	Options	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Value	Notes
P1											
	Full (default)	Reserved (0)						0	0	00h	1
R/B# pull-	# pull- Three-quarters Reserved (0)							0	1	01h	
down	One-half Reserved (0)							1	0	02h	
	One-quarter	Reserved (0)							1	03h	
P2											
	Reserved (0)									00h	
P3											
	Reserved (0)									00h	
P4											
		Reserved (0)								00h	

#### Note:

1. The default programmable R/B# pull-down strength is set to Full strength. The pull-down strength is used to change the R/B# pull-down strength. R/B# pull-down strength should be selected based on expected loading of R/B#. The four supported pull-down strength settings are shown. The device returns to the default pull-down strength when a power cycle has occurred.
# XIN 🕱 CUN

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

### GET FEATURES (EEh)

The GET FEATURES command returns the device feature settings including those previously set by the SET FEATURES command. To use the Get Feature mode write the command (EEh) to the Command Register followed by the single cycle byte Feature Address. R/B# will goes LOW for the period of tFEAT. If Read Status (70h) command is issued for monitoring the process completion status, Read Command (00h) has to be executed to re-establish data output mode. Once, R/B# goes HIGH, the device feature settings can be read by toggling RE#. The device remains in Feature Mode until another valid command is issued to Command Register. See Figure 5-27.





## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

#### SET FEATURES (EFh)

The SET FEATURES command sets the behavior parameters by selecting a specified feature address. To change device behavioral parameters, execute Set Feature command by writing EFh to the Command Register, followed by the single cycle feature address. Each feature parameter (P1- P4) is latched at the rising edge of each WE#. The R/B# signal will go LOW during the period of tFEAT while the four feature parameters are stored. The Read Status (70h) command can be issued for monitoring the progress status of this operation. The parameters are stored in device until the device goes through a power on cycle. The device remains in feature mode until another valid command is issued to Command Register.





#### ONE TIME PROGRAMMABLE (OTP) area

The device has One-Time Programmable (OTP) memory area comprised of a number of pages (2112 bytes/page) (1056words/page). This entire range of pages is functionally guaranteed. Only the OTP commands can access the OTP area. When the device ships from CHIPSIP, the OTP area is in an erase state (all bits equal "1"). The OTP area cannot be erased, therefore protecting the area only prevent further programming.

# XIN 🕱 CUN

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

#### WRITE PROTECT

WP# pin can enable or disable program and erase commands preventing or allowing program and erase operations. Figure 5-29 to 5-34 shows the enabling or disabling timing with WP# setup time ( $_t$ WW) that is from rising or falling edge of WP# to latch the first commands. After first command is latched, WP# pin must not toggle until the command operation is complete and the device is in the ready state. (SR bit 5 (I/O5) equal 1).













2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



#### Figure 5-32 Program Disable



### Figure 5-33 Program for Copy Back Enable





# **Electrical Characteristics**

#### Table 5-11 Absolute Maximum Ratings

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	Vcc		–0.6 to +4.6	V
Voltage Applied to Any Pin	V <sub>IN</sub>	Relative to Ground	-0.6 to +4.6	V
Short circuit output current, I/Os			5	mA

### Note:

1. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.

### **Device power-up timing**

The device is designed to avoid unexpected program/erase operations during power transitions. When the device is powered on, an internal voltage detector disables all functions whenever  $V_{CC}$  is below about 2V at 3V device. Write Protect (WP#) pin provides hardware protection and is recommended to be kept at  $V_{IL}$  during power up and power down. A recovery time of minimum 1ms is required before internal circuit gets ready for any command sequences.





# XIN 🕱 CUN

## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+

4G bits (256 x 16-bit) DDR3(L) SDRAM

## **DC Electrical Characteristics**

#### **Table 5-12 DC Electrical Characteristics**

		SPEC				
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNIT
Sequential Read current	I <sub>CC1</sub>	tRC = tRC MIN CE# = V <sub>IL</sub>	-	25	35	mA
Program current	I <sub>CC2</sub>	-	-	25	35	mA
Erase current	I <sub>CC3</sub>	-	-	25	35	mA
Standby current (TTL)	I <sub>SB1</sub>	CE# = V <sub>IH</sub> WP# = 0V/V <sub>CC</sub>	-	-	1	mA
Standby current (CMOS)	I <sub>SB2</sub>	CE# = V <sub>CC</sub> – 0.2V WP# = 0V/V <sub>CC</sub>	-	10	50	uA
Input leakage current	ILI	$V_{IN} = 0 V$ to $V_{CC}$	-	-	±10	uA
Output leakage current	I <sub>LO</sub>	$V_{OUT}$ =0V to $V_{CC}$	-	-	±10	uA
Input high voltage	V <sub>IH</sub>	I/O7~0, CE#,WE#,RE#, WP#,CLE,ALE	0.8 x V <sub>CC</sub>	-	V <sub>CC</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-	-0.3	-	0.2 x V <sub>CC</sub>	V
Output high voltage <sup>(1)</sup>	V <sub>OH</sub>	I <sub>OH</sub> = -400uA	2.4	-	-	V
Output low voltage <sup>(1)</sup>	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA	-	-	0.4	V
Output low current	I <sub>OL(R/B#)</sub>	V <sub>OL</sub> = 0.4V	8	10	-	mA

#### Notes:

1.  $V_{\text{OH}}$  and  $V_{\text{OL}}$  may need to be relaxed if I/O drive strength is not set to full.

2.  $I_{OL (R/B\#)}$  may need to be relaxed if R/B# pull-down strength is not set to full

### **AC Measurement Conditions**

#### **Table 5-13 AC Measurement Conditions**

	SYMBOL	SP		
PARAMETER		MIN	MAX	UNIT
Input Capacitance <sup>(1), (2)</sup>	C <sub>IN</sub>	-	10	pF
Input / Output Capacitance <sup>(1), (2)</sup>	C <sub>IO</sub>	-	10	pF
Input Rise and Fall Times	TR/TF	-	5	ns
Input Pulse Voltages	-	0 to V <sub>CC</sub>		V
Input / Output timing Voltage	-	V <sub>cc</sub> /2		V
Output load <sup>(1)</sup>	CL	1TTL GATE and CL=30pF		-

#### Notes:

- 1. Verified on device characterization, not 100% tested
- 2. Test conditions  $T_A{=}25\,^\circ\!\mathrm{C}$  , f=1MHz,  $V_{IN}{=}0V$

### AC timing characteristics for Command, Address and Data Input

# Table 5-14 AC timing characteristics for Command, Address and Data Input

	SYMBOL	SP		
PARAMETER		MIN	МАХ	UNII
ALE to Data Loading Time	tADL	70	-	ns
ALE Hold Time	tALH	5	-	ns
ALE setup Time	tALS	10	-	ns
CE# Hold Time	tCH	5	-	ns
CLE Hold Time	tCLH	5	-	ns
CLE setup Time	tCLS	10	-	ns
CE# setup Time	tCS	15	-	ns
Data Hold Time	tDH	5	-	ns
Data setup Time	tDS	10	-	ns
Write Cycle Time	tWC	25	-	ns
WE# High Hold Time	tWH	10	-	ns
WE# Pulse Width	tWP	12	-	ns
WP# setup Time	tWW	100	-	ns

#### Note:

1. tADL is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle.

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

## AC timing characteristics for Operation

#### Table 5-15 AC timing characteristics for Operation

		SP			
PARAMETER	SYMBOL	MIN	MAX	UNIT	
ALE to RE# Delay	tAR	10	-	ns	
CE# Access Time	tCEA	-	25	ns	
CE# HIGH to Output High-Z <sup>(1)</sup>	tCHZ	-	30	ns	
CLE to RE# Delay	tCLR	10	-	ns	
CE# HIGH to Output Hold	tCOH	15	-	ns	
Cache Busy in Cache Read mode	tRCBSY	-	25	us	
Output High-Z to RE# LOW	tIR	0	-	ns	
Data Transfer from Cell to Data Register	tR	-	25	us	
READ Cycle Time	tRC	25	-	ns	
RE# Access Time	tREA	-	20	ns	
RE# HIGH Hold Time	tREH	10	-	ns	
RE# HIGH to Output Hold	tRHOH	15	-	ns	
RE# HIGH to WE# LOW	tRHW	100	-	ns	
RE# HIGH to Output High-Z <sup>(1)</sup>	tRHZ	-	100	ns	
RE# LOW to output hold	tRLOH	5	-	ns	
RE# Pulse Width	tRP	12	-	ns	
Ready to RE# LOW	tRR	20	-	ns	
Reset Time (READ/PROGRAM/ERASE) <sup>(2)</sup>	tRST	-	5/10/500	us	
WE# HIGH to Busy <sup>(3)</sup>	tWB	-	100	ns	
WE# HIGH to RE# LOW	tWHR	60	-	ns	

#### Notes:

1. AC characteristics may need to be relaxed if I/O drive strength is not set to "full."

2. Transition is measured ±200mV from steady-state voltage with load. This parameter is sampled and not 100 % tested.

3. Do not issue new command during  ${}_tWB$ , even if R/B# is ready.

### 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

# **Program and Erase Characteristics**

#### Table 5-16 Program and Erase Characteristics

		SP		
PARAMETER	SYMBOL	ТҮР	MAX	UNIT
Number of partial page programs	NoP	-	4	cycles
Page Program time	tPROG	250	700	us
Busy Time for Cache program <sup>(1)</sup>	tCBSY	3	700	us
Busy Time for SET FEATURES /GET FEATURES	tFEAT	-	1	us
Busy Time for program/erase at locked block	tLBSY	-	3	us
Busy Time for OTP program when OTP is protected	tOBSY	-	30	us
Block Erase Time	tBERS	2	10	ms
Last Page Program time <sup>(2)</sup>	tLPROG	-	-	-
Busy Time for Two Plane page program and Two Plane Block Erase	tDBSY	0.5	1	us

#### Notes:

1. tCBSY maximum time depends on timing between internal program complete and data-in.

2. tLPROG = Last Page program time (tPROG) + Last -1 Page program time (tPROG) - Last page Address, Command and

Data load time.

## 5.3 Timing Diagrams





2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM









### Note:

1. Din Final = 2,111

# XC3D31BAH-DINA (MCP 2G+4G)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM







Figure 5-40 Serial Access Cycle after Read (EDO)



Figure 5-41 Read Status Operation



2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM









2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 5-44 Random Data Output Operation



Figure 5-45 Cache Read Operation (1/2)

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM





Note:

XIN 🕱 CUN

1. See Table 5-4 for actual value.



Figure 5-47 Read ID

2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM







Figure 5-49 CE# Don't Care Page Program Operation



2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM









2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM



Figure 5-52 Cache Program







#### Figure 5-54 Reset

# XIN 🕸 CUN



## **Invalid Block Management**

### Invalid blocks

The XC3D31BAH-DINA may have initial invalid blocks when it ships from factory. Also, additional invalid blocks may develop during the use of the device. Nvb represents the minimum number of valid blocks in the total number of available blocks (See Table 5-17). An invalid block is defined as blocks that contain one or more bad bits. Block0, blocks address 00h is guaranteed to be a valid block at the time of shipment.

#### Table 5-17 Valid Block Number

Parameter	Symbol	Min	Мах	Unit
Valid block number	Nvb	2008	2048	blocks

## Initial invalid blocks

Initial invalid blocks are defined as blocks that contain one or more invalid bits when shipped from factory.

Although the device contains initial invalid blocks, a valid block of the device is of the same quality and reliability as all valid blocks in the device with reference to AC and DC specifications. The XC3D31BAH-DINA has internal circuits to isolate each block from other blocks and therefore, the invalid blocks will not affect the performance of the entire device.

Before the device is shipped from the factory, it will be erased and invalid blocks are marked. All initial invalid blocks are marked with non-FFh at the first byte of spare area on the 1<sup>st</sup> or 2<sup>nd</sup> page. The initial invalid block information cannot be recovered if inadvertently erased. Therefore, software should be created to initially check for invalid blocks by reading the marked locations before performing any program or erase operation, and create a table of initial invalid blocks as following flow chart



#### Figure 5-55 Flow chart of create initial invalid block table



## Error in operation

Additional invalid blocks may develop in the device during its life cycle. Following the procedures herein is required to guarantee reliable data in the device.

After each program and erase operation, check the status read to determine if the operation failed. In case of failure, a block replacement should be done with a bad-block management algorithm. The system has to use a minimum 1-bit ECC per 528 bytes of data to ensure data recovery.

#### Table 5-18 Block failure

Operation	Detection and recommended procedure
Erase	Status read after erase ->Block Replacement
Program	Status read after program -> Block Replacement
Read	Verify ECC -> ECC correction



Figure 5-56 Bad block Replacement

## Notes:

- 1. An error happens in the nth page of block A during program or erase operation.
- 2. Copy the data in block A to the same location of block B which is valid block.
- 3. Copy the nth page data of block A in the buffer memory to the nth page of block B
- 4. Creating or updating bad block table for preventing further program or erase to block A

## Addressing in program operation

The pages within the block have to be programmed sequentially from LSB (least significant bit) page to the MSB (most significant bit) within the block. The LSB is defined as the start page to program, does not need to be page 0 in the block. Random page programming is prohibited.



## XC3D31BAH-DINA (MCP 2G+4G) 2G bits (256M x 8-bit) NAND Flash+ 4G bits (256 x 16-bit) DDR3(L) SDRAM

